
# TWO 1-BIT LYTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LYTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SĆES349C - JUNE 2001 - REVISED NOVEMBER 2001

- TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- Split LVTTL Port Provides a Feedback Path for Control and Diagnostics Monitoring
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)
- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I<sub>off</sub>, Power-Up 3-State, and BIAS V<sub>CC</sub> Support Live Insertion
- Polarity Control Selects True or Complementary Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

# DGV, DW, OR PW PACKAGE (TOP VIEW)



### description

The SN74GTLP1395 is two 1-bit, high-drive, 3-wire bus transceivers that provide LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation for applications, such as primary and secondary clocks, that require individual output-enable and true/complement controls. The device allows for transparent and inverted transparent modes of data transfer with separate LVTTL input and LVTTL output pins, which provide a feedback path for control and diagnostics monitoring. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels and is designed especially to work with the Texas Instruments 3.3-V 1394 backplane physical-layer controller. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC<sup>TM</sup> circuitry, and TI-OPC<sup>TM</sup> circuitry. Improved GTLP OEC and TI-OPC circuitry minimizes bus settling time, and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes, with equivalent load impedance down to 11 Ω.

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP1395 is given only at the preferred higher noise margin GTLP, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2 \text{ V}$  and  $V_{REF} = 0.8 \text{ V}$ ) or GTLP ( $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$ ) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, *Texas Instruments GTLP Frequently Asked Questions*, literature number SCEA019, and *GTLP in BTL Applications*, literature number SCEA017.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**DEC and TI-OPC** are trademarks of Texas Instruments



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES349C - JUNE 2001 - REVISED NOVEMBER 2001

# description (continued)

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL or 5-V CMOS devices. V<sub>REF</sub> is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### 

## terminal assignments

	1	2	3	4
Α	1T/C	1Y	1 <mark>OEBY</mark>	2T/C
В	GND	GND	2Y	2OEBY
С	Vcc	1OEAB	ERC	1B
D	GND	GND	1A	2B
Е	2OEAB	2A	BIAS V <sub>CC</sub>	V <sub>REF</sub>

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SOIC - DW	Tube	SN74GTLP1395DW	GTLP1395
	301C - DW	Tape and reel	SN74GTLP1395DWR	GILFIS95
–40°C to 85°C	TSSOP – PW	Tape and reel	SN74GTLP1395PWR	GP395
	TVSOP – DGV	Tape and reel	SN74GTLP1395DGVR	GP395
	VFBGA – GQN	Tape and reel	SN74GTLP1395GQNR	GP395

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LYTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES349C - JUNE 2001 - REVISED NOVEMBER 2001

# functional description

The output-enable ( $1\overline{OEAB}$ ,  $1\overline{OEBY}$ ) and polarity-control ( $1T/\overline{C}$ ) inputs control 1A, 1B, and 1Y.  $2\overline{OEAB}$ ,  $2\overline{OEBY}$ , and 2T/C control 2A, 2B, and 2Y.

OEAB controls the activity of the B port. When OEAB is low, the B-port output is active. When OEAB is high, the B-port output is disabled.

A separate LVTTL A input and Y output provide a feedback path for control and diagnostics monitoring. OEBY controls the Y output. When OEBY is low, the Y output is active. When OEBY is high, the Y output is disabled.

 $T/\overline{C}$  selects polarity of data transmission in both directions. When  $T/\overline{C}$  is high, data transmission is true, and A data goes to the B bus and B data goes to the Y bus. When  $T/\overline{C}$  is low, data transmission is complementary, and inverted A data goes to the B bus and inverted B data goes to the Y bus.

# **Function Tables OUTPUT CONTROL**

	INPUTS		CUTPUT	11005
T/C	OEAB	OEBY	OUTPUT	MODE
Х	Н	Н	Z	Isolation
Н	L	Н	A data to B bus	True transparent
Н	Н	L	B data to Y bus	True transparent
Н	L	L	A data to B bus, B data to Y bus	True transparent with feedback path
L	L	Н	Inverted A data to B bus	Inverted transparent
L	Н	L	Inverted B data to Y bus	inverted transparent
L	L	L	Inverted A data to B bus, Inverted B data to Y bus	Inverted transparent with feedback path


# **OUTPUT EDGE-RATE CONTROL (ERC)**

INPUT ERC LOGIC LEVEL	OUTPUT B-PORT EDGE RATE
Н	Slow



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES349C - JUNE 2001 - REVISED NOVEMBER 2001

# logic diagram (positive logic)



Pin numbers shown are for the DGV, DW, and PW packages.

# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> and BIAS V <sub>CC</sub>	C	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1): A in	puts, ERC, and control inputs	0.5 V to 7 V
Вро	ort and V <sub>RFF</sub>	
Voltage range applied to any output in the		
(see Note 1): Y outputs		
Current into any output in the low state, I <sub>C</sub>		
carrons and any carpar in the few class, it	•	200 mA
Current into any output in the high state, I		
Continuous current through each V <sub>CC</sub> or	•	
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		
Output clamp current, $I_{OK}(V_O < 0)$		
Package thermal impedance, $\theta_{JA}$ (see No		
Tackage thermal impedance, OJA (See No.		58°C/W
Ot		83°C/W
Storage temperature range, T <sub>stg</sub>		65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

# recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	٧
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VTT	Termination voltage	GTLP	1.35	1.5	1.65	V
\/n==	Reference voltage	GTL	0.74	0.8	0.87	V
VREF	Reference voltage	GTLP	0.87	1	1.1	V
\/ı	Input voltago	B port			VTT	V
VI	Input voltage	Except B port		Vcc	5.5	V
\/	High-level input voltage	B port	V <sub>REF</sub> +0.05			V
VIH		Except B port	2			V
\/	Low level input voltage	B port			V <sub>REF</sub> -0.05	V
V <sub>IL</sub>	Low-level input voltage	Except B port			0.8	V
lικ	Input clamp current				-18	mA
loн	High-level output current	Y outputs			-24	mA
la.	Low level output ourrent	Y outputs			24	mA
OL	Low-level output current	B port			100	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		20			μs/V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

- NOTES: 4. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
  - 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V<sub>CC</sub> = 3.3 V first, I/O second, and V<sub>CC</sub> = 3.3 V last, because the BIAS V<sub>CC</sub> precharge circuitry is disabled when any V<sub>CC</sub> pin is connected. The control and V<sub>REF</sub> inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
  - 6. V<sub>TT</sub> and R<sub>TT</sub> can be adjusted to accommodate backplane impedances if the dc recommended I<sub>OL</sub> ratings are not exceeded.
  - 7. VREF can be adjusted to optimize noise margins, but normally it is two-thirds VTT. TI-OPC is enabled in the A-to-B direction and is activated when VTT > 0.7 V above VREF. If operated in the A-to-B direction, VREF should be set to within 0.6 V of VTT to minimize current drain.

# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

# electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT	
VIK		$V_{CC} = 3.15 \text{ V},$ $I_{I} = -18 \text{ mA}$				-1.2	V	
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2				
$V_{OH}$	Y outputs	V	$I_{OH} = -12 \text{ mA}$	2.4			V	
		VCC = 3.15 V	$I_{OH} = -24 \text{ mA}$	2				
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2		
	Y outputs	V <sub>CC</sub> = 3.15 V	$I_{OL}$ = 12 mA			0.4		
VOL		VCC = 3.13 V	$I_{OL} = 24 \text{ mA}$			0.5	V	
VOL		V <sub>CC</sub> = 3.15 V	$I_{OL} = 10 \text{ mA}$			0.2	v	
	B port		$I_{OL} = 64 \text{ mA}$			0.4		
			I <sub>OL</sub> = 100 mA			0.55		
ı <sub>l</sub> ‡	A-port and control inputs	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0 \text{ to } 5.5 \text{ V}$			±10	μΑ	
. +	Y outputs	V <sub>CC</sub> = 3.45 V,	$V_0 = 0 \text{ to } 5.5 \text{ V}$			±10	μА	
loz‡	B port	$V_{CC}$ = 3.45 V, $V_{REF}$ within 0.6 V of $V_{TT}$ ,	$V_0 = 0 \text{ to } 2.3 \text{ V}$			±10	μΑ	
		V <sub>CC</sub> = 3.45 V, I <sub>O</sub> = 0,	Outputs high			20		
ICC	Y outputs or B port	$V_I$ (A or control inputs) = $V_{CC}$ or GND,	Outputs low			20	mA	
		V <sub>I</sub> (B port) = V <sub>TT</sub> or GND	Outputs disabled			20		
Δl <sub>CC</sub> §		$V_{CC}$ = 3.45 V, One A-port or control input at $V_{CC}$ – 0.6 V, Other A-port or control inputs at $V_{CC}$ or GND				1.5	mA	
Ci	A-port inputs	Vi = 3.15 V or 0			4	4.5	nE.	
<u>Ч</u>	Control inputs	V <sub>I</sub> = 3.15 V or 0			3.5	5	pF	
Co	Y outputs	V <sub>O</sub> = 3.15 V or 0			5	5.5	pF	
C <sub>io</sub>	B port	V <sub>O</sub> = 1.5 V or 0			7	10.5	pF	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# hot-insertion specifications for A inputs and Y outputs over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	3	MIN	MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 5.5 $V$			10	μΑ
I <sub>OZPU</sub>	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 \text{ V to 3 V},$	OEBY = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	OEBY = 0		±30	μΑ

# live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS					UNIT
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 1.5 $V$			10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OEAB = 0		±30	μΑ
lozpd	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V},$	OEAB = 0		±30	μΑ
lcc	V <sub>CC</sub> = 0 to 3.15 V	DIAC Vac - 2 15 V to 2 45 V	V <sub>O</sub> (B port) = 0 to 1.5 V			5	mA
(BIAS V <sub>CC</sub> )	$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$	BIAS VCC = 3.15 V to 3.45 V,				10	μΑ
Vo	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.3 \text{ V}$ ,	IO = 0		0.95	1.05	V
lo	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$ ,	$V_O$ (B port) = 0.6 V		-1		μΑ



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES349C - JUNE 2001 - REVISED NOVEMBER 2001

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN	түр‡	MAX	UNIT	
<sup>t</sup> PLH	А	В	Slow	3.3		6.3	ns	
<sup>t</sup> PHL	A	В	Slow	1.9		6	115	
<sup>t</sup> PLH	А	В	Fast	2.5		5.3	ns	
<sup>t</sup> PHL	٨	В	1 431	1.6		4.9	113	
<sup>t</sup> PLH	А	Υ	Slow	3.4		9.7	ns	
<sup>t</sup> PHL	A	ı	Slow	3.3		9.2	115	
<sup>t</sup> PLH	А	Υ	Fast	2.9		8.7	ns	
<sup>t</sup> PHL	A	1	rasi	2.9		8.1	115	
<sup>t</sup> PLH	T/C	В	Slow	3.7		6.7	ns	
t <sub>PHL</sub>	1/C	В	Slow	1.8		6.2	118	
<sup>t</sup> PLH	H T/C B	Fast	1.5		5.6	ns		
<sup>t</sup> PHL	1/C	В	B Fasi				5.5	
t <sub>en</sub>	<del>OEAB</del>	В	Slow	3.8		6.4	ns	
<sup>t</sup> dis	OEAB	В	Slow	1.9		6.1	113	
<sup>t</sup> en	<del>OEAB</del>	В	Fast	2.8		5.3	ns	
<sup>t</sup> dis	OEAB	В	1 431	1.5	5		113	
t <sub>r</sub>	Rise time, B outp	ute (20% to 80%)	Slow	2.4		ns		
ч	Nise time, b outp	uts (20 % to 60 %)	Fast	1.3			113	
tf	Fall time, B outpu	its (80% to 20%)	Slow	3			ns	
4	r all time, b outpo	dis (00 % to 20 %)	Fast		2.7		113	
<sup>t</sup> PLH	В	Υ		1.3		5.3	ns	
<sup>t</sup> PHL	В	·		1.4		4.5	113	
<sup>t</sup> PLH	T/C	Υ		1		4.5	ns	
<sup>t</sup> PHL	1/C	1		1.1		4	119	
<sup>t</sup> en	<del></del> OEBY	Υ		1		4.5	ns	
<sup>t</sup> dis	VEDT	1		1		4.7	113	

<sup>†</sup> Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

skew characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF}=1$  V, standard lumped loads ( $C_L=30$  pF for B port and  $C_L=50$  pF for Y port) (unless otherwise noted)(see Figure 1)<sup>†</sup>

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE‡	MIN MAX	UNIT	
tsk(LH) <sup>§</sup>	А	В	Slow	0.3	ns	
t <sub>sk(HL)</sub> §	^	5	Ciów	0.4	110	
t <sub>sk(LH)</sub> §	A	В	Fast	0.3	ns	
<sup>t</sup> sk(HL) <sup>§</sup>	^	5	1 401	0.3	110	
t <sub>sk(LH)</sub> §	В	Y		0.4	ns	
t <sub>sk(HL)</sub> §	]	'		0.2	113	
	А	В	Slow	1.8	ns	
$t_{Sk(t)}$ §		5	Fast	1.5		
	В	Y		1		
<sup>t</sup> sk(prLH) <sup>¶</sup>	A	В	Slow	0.7	0.7 ns	
<sup>t</sup> sk(prHL) <sup>¶</sup>	^	5	Olow	2	113	
<sup>t</sup> sk(prLH) <sup>¶</sup>	A	В	Fast	0.5	ns	
<sup>t</sup> sk(prHL) <sup>¶</sup>	^`		. 401	1.7	1.0	
<sup>t</sup> sk(prLH) <sup>¶</sup>	В	Y		1.2	ns	
<sup>t</sup> sk(prHL) <sup>¶</sup>		'		1.6	115	


<sup>†</sup> Actual skew values between GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

<sup>‡</sup> Slow (ERC = L) and Fast (ERC = H)

<sup>§</sup> t<sub>sk(LH)</sub>/t<sub>sk(HL)</sub> and t<sub>sk(t)</sub> — Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case V<sub>CC</sub> and temperature and apply to any outputs switching in the same direction either high to low [t<sub>sk(HL)</sub>] or low to high [t<sub>sk(LH)</sub>] or in opposite directions, both low to high and high to low [t<sub>sk(t)</sub>]. 
¶ t<sub>sk(prLH)</sub>/t<sub>sk(prHL)</sub> — The magnitude of the difference in propagation delay times between corresponding terminals of two logic devices when both logic devices operate with the same supply voltages and at the same temperature, and have identical package types, identical specified loads, and identical logic functions. Furthermore, these values are provided by SPICE simulations.

SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

1.5 V

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 

(B port to Y output)

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\approx$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_{f}$   $\approx$  2 ns,  $t_{f}$   $\approx$  2 ns.

Waveform 2

(see Note B)

S1 at GND

V<sub>OH</sub> - 0.3 V

**VOLTAGE WAVEFORMS** 

ENABLE AND DISABLE TIMES (A input)

≈0 V

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

VOL



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LYTTL PORT, FEEDBACK PATH, AND SELECTABLE POL

SĆES349C - JUNE 2001 - REVISED NOVEMBER 2001

Test

### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in the backplane. See www.ti.com/sc/qtlp for more information.




Figure 2. High-Drive Test Backplane

Figure 3. High-Drive RLC Network

# switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	ТҮР‡	UNIT
<sup>t</sup> PLH	A		Slow	4.3	no
t <sub>PHL</sub>	A	В	Slow	4.2	ns
<sup>t</sup> PLH	Α	В	Fast	3.8	ns
<sup>t</sup> PHL	^	В	r asi	3.4	115
<sup>t</sup> PLH	Α	Y	Slow	6.1	ns
<sup>t</sup> PHL	^	ı	Slow	5.9	115
<sup>t</sup> PLH	Α	Υ	Fast	5.6	ns
t <sub>PHL</sub>	^	ı	T asi	5.4	115
4	Pian time P outp	uto (200/ to 900/)	Slow	1.5	no
ιγ	t <sub>r</sub> Rise time, B outputs (20% to 80%)		Fast	1	ns
4.	Fall time, B outputs (80% to 20%)		Slow	2.6	ns
tf			Fast	2	

<sup>†</sup> Slow (ERC = H) and Fast (ERC = L)



<sup>&</sup>lt;sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. All values are derived from TI SPICE models.

# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

#### APPLICATION INFORMATION

# operational description

The GTLP1395 is designed specifically for use with the TI 1394 backplane layer controller family to transmit the 1394 backplane serial bus across parallel backplanes. But, it is a versatile two 1-bit device that also can provide multiple 1-bit clocks or an ATM read and write clock in multislot parallel backplane applications.

The 1394-1995 is an IEEE designation for a high-performance serial bus. This serial bus defines both a backplane (e.g., GTLP, VME, FB+, CPCI, etc.) physical layer and a point-to-point cable-connected virtual bus. The backplane version operates at 25, 50, or 100 Mbps, whereas the cable version supports data rates of 100, 200, and 400 Mbps. Both versions are compatible at the link layer and above. The interface standard defines the transmission method, media in the cable version, and protocol. The primary application of the cable version is the interconnection of digital A/V equipment and integration of I/O connectivity at the back panel of personal computers using a low-cost, scalable, high-speed serial interface. The primary application of the backplane version is to provide a robust control interface to each daughter card. The 1394 standard also provides new services such as real-time I/O and live connect/disconnect capability for external devices.

#### electrical

The 1394 standard is a transaction-based packet technology for cable- or backplane-based environments. Both chassis and peripheral devices can use this technology. The 1394 serial bus is organized as if it were memory space interconnected between devices, or as if devices resided in slots on the main backplane. Device addressing is 64 bits wide, partitioned as 10 bits for bus ID, 6 bits for node ID, and 48 bits for memory addresses. The result is the capability to address up to 1023 buses, each having up to 63 nodes and each with 281 terabytes of memory. Memory-based addressing, rather than channel addressing, views resources as registers or memory that can be accessed with processor-to-memory transactions. Each bus entity is termed a unit, to be individually addressed, reset, and identified. Multiple nodes can reside physically in a single module, and multiple ports can reside in a single node.

Some key features of the 1394 topology are multimaster capabilities, live connect/disconnect (hot plugging) capability, genderless cabling connectors on interconnect cabling, and dynamic node address allocation as nodes are added to the bus. A maximum of 63 nodes can be connected to one network.

The cable-based physical interface uses dc-level line states for signaling during initialization and arbitration. Both environments use dominant mode addresses for arbitration. The backplane environment does not have the initialization requirements of the cable environment because it is a physical bus and does not contain repeaters. Due to the differences, a backplane-to-cable bridge is required to connect these two environments.

The signals transmitted on both the cable and backplane environments are NRZ with data-strobe (DS) encoding. DS encoding allows only one of the two signal lines to change each data bit period, essentially doubling the jitter tolerance with very little additional circuitry overhead in the hardware.



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

#### APPLICATION INFORMATION

## protocol

Both asynchronous and isochronous data transfers are supported. The asynchronous format transfers data and transaction layer information to an explicit address. The isochronous format broadcasts data based on channel numbers rather than specific addressing. Isochronous packets are issued on the average of each 125  $\mu$ s in support of time-sensitive applications. Providing both asynchronous and isochronous formats on the same interface allows both non-real-time and real-time critical applications on the same bus. The cable environment's tree topology is resolved during a sequence of events, triggered each time a new node is added or removed from the network. This sequence starts with a bus reset phase, where previous information about a topology is cleared. The tree ID sequence determines the actual tree structure, and a root node is dynamically assigned, or it is possible to force a particular node to become the root. After the tree is formed, a self-ID phase allows each node on the network to identify itself to all other nodes. During the self-ID process, each node is assigned an address. After all the information has been gathered on each node, the bus goes into an idle state, waiting for the beginning of the standard arbitration process.

The backplane physical layer shares some commonality with the cable physical layer. Common functions include: bus-state determination, bus-access protocols, encoding and decoding functions, and synchronization of received data to a local clock.

## backplane features

- 25-, 50-, and 100-Mbps data rates for backplane environments
- Live connection/disconnection possible without data loss or interruption
- Configuration ROM and status registers supporting plug and play
- Multidrop or point-to-point topologies supported.
- Specified bandwidth assignments for real-time applications

## applicability and typical application for IEEE 1394 backplane

The 1394 backplane serial bus (BPSB) plays a supportive role in backplane systems, specifically GTLP, FutureBus+, VME64, and proprietary backplane bus systems. This supportive role can be grouped into three categories:

- Diagnostics
  - Alternate control path to the parallel backplane bus
  - Test, maintenance, and troubleshooting
  - Software debug and support interface
- System enhancement
  - Fault tolerance
  - Live insertion
  - CSR access
  - Auxiliary 2-bit bus with a 64-bit address space to the parallel backplane bus
- Peripheral monitoring
  - Monitoring of peripherals (disk drives, fans, power supplies, etc.) in conjunction with another externally wired monitor bus, such as defined by the Intelligent Platform Management Interface (IPMI)

The 1394 backplane physical layer (PHY) and the SN74GTLP1395 provide a cost-effective way to add high-speed 1394 connections to every daughter card in almost any backplane. More information on the backplane PHY devices and how to implement the 1394 standard in backplane and cable applications can be found at www.ti.com/sc/1394.



# TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY


SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

### **APPLICATION INFORMATION**

# SN74GTLP1395 interface with the TSB14AA1 1394 backplane PHY

- 1A, 1B, and 1Y are used for the PHY data signals.
- 2A, 2B, and 2Y are used for the PHY strobe signals.
- PHY N\_OEB\_D or OCDOE connects to 1OEAB and 2OEAB, which control the PHY transmit signals.
- 1<del>OEBY</del> and 2<del>OEBY</del> are connected to GND because the transceiver must always be able to receive signals from the backplane and relay them to the PHY.
- 1T/\overline{\
- V<sub>CC</sub> is nominal 3.3 V.
- BIAS V<sub>CC</sub> is connected to nominal 3.3 V to support live insertion.
- V<sub>RFF</sub> is normally 2/3 of V<sub>TT</sub>.
- ERC is normally connected to V<sub>CC</sub> for slow edge-rate operation because frequencies of only 50 MHz (S100) and 25 MHz (S50) are required.

# logical representation






# **SN74GTLP1395** TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY SCES349C – JUNE 2001 – REVISED NOVEMBER 2001

## **APPLICATION INFORMATION**

# physical representation







5-Sep-2005

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74GTLP1395DGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395GQNR	ACTIVE	VFBGA	GQN	20	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74GTLP1395PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74GTLP1395PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# GQN (R-PBGA-N20)

# PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BC.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



# DGV (R-PDSO-G\*\*)

## **24 PINS SHOWN**

# **PLASTIC SMALL-OUTLINE**




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265