

January 1996 Revised April 1999

74LCX16821

Low Voltage 20-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

General Description

The LCX16821 contains twenty non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment.

The LCX16821 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- \blacksquare 2.3V–3.6V $\rm V_{CC}$ specifications provided
- 6.2 ns t_{PD} max ($V_{CC} = 3.3V$), 20 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16821MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16821MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input (Active LOW)
CLK _n	Clock Input
D ₀ -D ₁₉	Inputs
O ₀ -O ₁₉	Outputs



Connection Diagram

		, ,		
OE, -	1	\cup	56	— сцк
o ₀ —	2		55	— D ₀
0, —	3		54	— D ₁
GND -	4		53	— GND
02 -	5		52	— D ₂
03 -	6		51	— D ₃
v _{cc} —	7		50	— v _{cc}
o ₄ —	â		49	— D₄
05 -	9		48	— D ₅
o ₆ —	10		47	— D ₆
GND —	1.1		46	— GND
07 -	12		45	— D ₇
08 -	13		44	— D ₈
0 ₉ —	14		43	— Dg
010	15		42	— D ₁₀
011	16		41	— D _{1.1}
012	17		40	- D ₁₂
GND —	18		39	— GND
013	19		38	- D ₁₃
014	20		37	— D ₁₄
015	21		36	— D ₁₅
v _{cc} —	22		35	— v _{cc}
016	23		34	— D ₁₆
017	24		33	— D ₁₇
GND —	25		32	— GND
018-	26		31	— D ₁₈
019	27		30	— D ₁₉
ŌĒ ₂ —	28		29	— CLK
	_			ı

Truth Tables

	Inputs				
CLK ₁	OE ₁	D ₀ –D ₉	O ₀ -O ₉		
Х	Н	Х	Z		
~	L	L	L		
~	L	Н	Н		
L or H	L	Χ	O_0		


	Inputs		Outputs
CLK ₂	OE ₂	D ₁₀ -D ₁₉	O ₁₀ -O ₁₉
Х	Н	Х	Z
~	L	L	L
~	L	Н	Н
L or H	L	Χ	O ₀

H = HIGH Voltage Level L = LOW Voltage Level

Functional Description

The LCX16821 contains twenty D-type flip-flops with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. The twenty flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CLK) transition. The 3-STATE standard outputs \underline{are} controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard output puts are in the 2-state mode. When $\overline{\text{OE}}_{n}$ is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the flip-flops.

Logic Diagram



010 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

X = Immaterial

Z = High Impedance

 O_0 = Previous O_0 before LOW-to-HIGH transition of Clock

⁼ LOW-to-HIGH transition

Absolute Maximum Ratings(Note 3) Units Symbol Parameter Value Conditions V_{CC} Supply Voltage -0.5 to +7.0 ٧ DC Input Voltage -0.5 to +7.0 ٧ Vo DC Output Voltage -0.5 to +7.0 Output in 3-STATE ٧ Output in HIGH or LOW State (Note 3) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current I_{IK} -50 V_I < GND mΑ DC Output Diode Current V_O < GND lok -50 mΑ +50 $V_O > V_{CC}$ DC Output Source/Sink Current ±50 mΑ ΙO ±100 DC Supply Current per Supply Pin mΑ I_{CC} DC Ground Current per Ground Pin ±100 mΑ I_{GND} Storage Temperature -65 to +150 °C T_{STG}

Recommended Operating Conditions (Note 4)

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	v
V _I	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	v
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: Unused pins (Inputs and I/O) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	T _A = -40°C	to +85°C	Units
Зупівої	T didilictor		(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		0.8	v
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	
		I _{OL} = 24 mA	3.0		0.55	
I _I	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μА
I _{OZ}	3-STATE Output Leakage	0 ≤ V _O ≤ 5.5V	2.3 – 3.6		±5.0	
		$V_I = V_{IH}$ or V_{IL}				μΑ
I _{OFF}	Power-Off Leakage Current	$V_{1} \text{ or } V_{0} = 5.5 V$	0		10	μА

Note 3: $I_{\rm O}$ Absolute Maximum Rating must be observed.

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	T _A = -40°0	C to +85°C	Units
- Cymbol	T didilictor		(V)	Min	Max	Oiiiio
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	иΑ
		$3.6V \le V_1, V_0 \le 5.5V \text{ (Note 5)}$	2.3 – 3.6		±20	μΛ
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

			T _A =	–40°C to +	35°C, R _L =	500Ω		
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC}=2.7V$		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		Units
Syllibol	Farameter	C _L =	50 pF	C _L =	50 pF	C _L =	30 pF	Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	150						MHz
t _{PHL}	Propagation Delay	1.5	6.2	1.5	6.5	1.5	7.4	ns
t _{PLH}	CLK to O _n	1.5	6.2	1.5	6.5	1.5	7.4	115
t _{PZL}	Output Enable Time	1.5	6.5	1.5	7.0	1.5	8.5	
t_{PZH}		1.5	6.5	1.5	7.0	1.5	8.5	ns
t _{PLZ}	Output Disable Time	1.5	6.5	1.5	7.0	1.5	7.8	ns
t _{PHZ}		1.5	6.5	1.5	7.0	1.5	7.8	115
toshl	Output to Output Skew (Note 6)		1.0					ns
t _{OSLH}			1.0					115
t _S	Setup Time, D _n to CLK	2.5		2.5		3.0		ns
t _H	Hold Time, D _n to CLK	1.5		1.5		2.0		ns
t _W	CLK Pulse Width	3.3		3.3		3.8		ns

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
Oymboi	i arameter	Conditions	(V)	Typical	Onne
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	1.0	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	v
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	v

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
Co	Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V
t _{PZH} ,t _{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f = 1MHz, $t_R = t_F = 3ns$)

Symbol	V _{CC}		
	$\textbf{3.3V} \pm \textbf{0.3V}$	2.7V	2.5V ± 0.2V
V _{mi}	1.5V	1.5V	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V _v	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V







Package Number MTD56

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com