

SCAS152A - JANUARY 1991 - REVISED APRIL 1996


- Members of the Texas Instruments
 Widebus™ Family
- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes
 PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'ACT16623 are 16-bit transceivers designed for asynchronous two-way communication between data buses. The control-function implementation allows for maximum flexibility in timing.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEBA and OEAB) inputs. The output-enable inputs can be used to disable the device so that the buses are effectively isolated.

54ACT16623 . . . WD PACKAGE 75ACT16623 . . . DL PACKAGE (TOP VIEW)



The dual-enable configuration gives the bus transceiver the capability to store data by simultaneously enabling OEBA and OEAB. Each output reinforces its input in this transceiver configuration. When both control inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, the bus lines remain at their last states.

The 74ACT16623 is packaged in TI's shrink small-outline package, which provides twice the functionality of standard small-outline packages in the same printed-circuit-board area.

The 54ACT16623 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16623 is characterized for operation from –40°C to 85°C.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


FPICand Widebus are trademarks of Texas Instruments Incorporated.



FUNCTION TABLE (each 8-bit section)

INP	UTS	0050471011						
OEBA	OEAB	OPERATION						
L	L	B data to A bus						
Н	Н	A data to B bus						
Н	L	Isolation						
L	Н	B data to A bus, A data to B bus						


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





To Seven Other Channels

To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)—0	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1)0	$0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum power package dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

		54ACT16623		74ACT16623			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage (see Note 4)	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		CN	2			V
VIL	Low-level input voltage		FL	0.8			0.8	V
٧ı	Input voltage	0	,0	VCC	0		VCC	V
Vo	Output voltage	0	Ç	VCC	0		VCC	V
ІОН	High-level output current	40	Q .	-24			-24	mA
loL	Low-level output current	8		24			24	mA
Δt/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTES: 3. Unused inputs should be connected to V_{CC} through a pullup resistor of approximately 5 $k\Omega$ or greater.

4. All V_{CC} and GND pins must be connected to the proper power supply.



^{2.} The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

54ACT16623, 74ACT16623 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCAS152A – JANUARY 1991 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETER	TEST CONDITIONS	Voc	T _A = 25°C		54ACT16623		74ACT16623		UNIT	
PAI	RAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		1011 - 50 114	4.5 V	4.4			4.4		4.4		
		ΙΟΗ = -50 μΑ		5.4			5.4		5.4		
Vон		10.1 - 24 mA	4.5 V	3.94			3.8		3.8		V
		I _{OH} = -24 mA	5.5 V	4.94			4.8		4.8		
		I _{OH} = -75 mA [†]	5.5 V				3.85	4	3.85		
		In 50 uA				0.1		0.1		0.1	
		OL = 50 μA	5.5 V			0.1		//0.1		0.1	V
VOL		lo 24 mA	4.5 V			0.36	1	0.44		0.44	
		I _{OL} = 24 mA				0.36	3	0.44		0.44	
		I _{OL} = 75 mA [†]	5.5 V				90	1.65		1.65	
II	Control inputs	V _I = V _{CC} or GND	5.5 V			±0.1	Ya	±1		±1	μΑ
loz	A or B ports	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80		80	μΑ
ΔI _{CC} ‡		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			0.9		1		1	mA
Ci	Control inputs	V _I = V _{CC} or GND	5 V		4.5						pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	5 V		16						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то		λ = 25°C	;	54ACT	16623	74ACT	16623	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
^t PLH	A or B	B or A	4.2	7.3	9.5	4.2	10.4	4.2	10.4	nc		
^t PHL		BOIA	3.1	7.3	9.5	3.1	10.3	3.1	10.3	ns		
^t PZH	OEBA	А	2.7	6.8	8.8	2.7	9.5	2.7	9.5	ns		
t _{PZL}			3.5	8.2	10.2	3.5	11.1	3.5	11.1	115		
^t PHZ	OEBA	A	6	9.6	11.3	64	12	6	12	ns		
tPLZ		OEBA	A	5.3	8.6	10.3	5.3	10.7	5.3	10.7	115	
^t PZH	OEAB	В	4.1	6.9	8.7	4.1	9.3	4.1	9.3	ns		
t _{PZL}	OEAB	OLAB B	Ь		5.1	7.9	9.7	5.1	10.6	5.1	10.6	115
^t PHZ	OEAB	В	5.1	8.2	10.2	5.1	10.4	5.1	10.4			
^t PLZ			4.4	7.4	9.3	4.4	9.5	4.4	9.5	ns		

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$


	PARAMETER			TEST CO	TYP	UNIT
Γ	C _{pd}	Outputs enabled	$C_1 = 50 pF$	f = 1 MHz	56	рF
L		Power dissipation capacitance per transceiver	Outputs disabled	CL = 50 pr, 1 =	I = I IVITIZ	11



[‡] For I/O ports, the parameter IOZ includes the input leakage current.

SCAS152A - JANUARY 1991 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f = 3~ns$, $t_f = 3~ns$.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated