# 捷多邦,专业PCB打样工厂,24小时加急出**多N75LPE185**LOW-POWER MULTIPLE RS-232 DRIVERS/RECEIVERS WITH FNARI F

SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

- Single-Chip RS-232 Interface for IBM™ PC™
   Compatible Serial Port
- Designed to Transmit and Receive 4-μs Pulses (Equivalent to 256 kbit/s)
- Standby Power Is Less Than 750 μW Maximum
- Wide Supply-Voltage Range . . . 4.75 V to 15 V
- Driver Output Slew Rates Are Internally Controlled to 30-V/μs Maximum
- RS-232 Bus-Pin ESD Protection Exceeds:
  - 15 kV, Human-Body Model
  - 8-kV IEC1000-4-2, Contact
  - 15-kV IEC1000-4-2, Air Gap
- Receiver Input Hysteresis . . . 1000 mV Typical
- Three Drivers and Five Receivers Meet or Exceed the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Complements the SN75LP196
- One Receiver Remains Active During WAKE-UP Mode (100 μA Maximum)
- Matches the Flow-Through Pinout of the Industry-Standard SN75185, SN75C185, and SN75LP185, With Additional Control Pins
- Package Options Include Plastic Shrink Small-Outline (DB), Small-Outline (DW), Thin Shrink Small-Outline (PW), and Standard Plastic (NT) DIPs

# DB, DW, NT, OR PW PACKAGE (TOP VIEW)



NC – No internal connection

### description

The SN75LPE185 is a low-power bipolar device containing three drivers and five receivers, with 15-kV ESD protection on the bus pins, with respect to each other. Bus pins are defined as those pins that tie directly to the serial-port connector, including GND. The pinout matches the flow-through design of the industry-standard SN75185, SN75C185, and SN75LP185, with the addition of four pins for control signals. The flow-through pinout of the device allows easy interconnection of the UART and serial-port connector of the IBM PC compatibles. The SN75LPE185 provides a rugged, low-cost solution for this function with the combination of bipolar processing and 15-kV ESD protection.

The SN75LPE185 has an internal slew-rate control to provide a maximum rate of change in the output signal of  $30 \, \text{V/}\mu\text{s}$ . The driver output swing is clamped at  $\pm 6 \, \text{V}$  to enable the higher data rates associated with this device and reduce EMI emissions. Although the driver outputs are clamped, the outputs can handle voltages up to  $\pm 15 \, \text{V}$  without damage.

The device has flexible control options for power management when the serial port is inactive. A common disable for all of the drivers and receivers is provided with the active-low enable  $(\overline{EN})$  input. The mode control (MODE) input selects between the STANDBY and WAKE-UP modes. With a low-level input on the  $\overline{EN}$  pin, one receiver remains active while the remaining drivers and receivers are



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

### description (continued)

disabled to implement the WAKE-UP mode. With a high-level input on both the MODE and  $\overline{\text{EN}}$  pins, all drivers and receivers are disabled to implement the STANDBY mode. The outputs of the drivers are in a high-impedance state when the device is powered off. To ensure the outputs of the receivers are in a known output level (as listed in the *Application Information* section of this data sheet) when the device is powered off, in STANDBY, or WAKE-UP mode, external pullup/pulldown circuitry must be provided. All the logic inputs accept 3.3-V or 5-V input signals.

The SN75LPE185 complies with the requirements of TIA/EIA-232-F and ITU v.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the SN75LPE185 support rates up to 256 kbit/s.

The SN75LPE185 is characterized for operation from 0°C to 70°C.

### **Function Tables**

#### DRIVERS

INPUT DA	ENABLE EN	OUTPUT DY
Х	Н	Z
Н	L	L
L	L	Н
Open	L	L
Н	Open	L
L	Open	Н

H = high level, L = low level,

X = irrelevant, Z = high impedance (off)

### **RECEIVERS**


INP	INPUTS ENABLE INF		INPUTS	OUTF	PUTS		
RA1-RA4	RA5	EN	MODE	RY1-RY4	RY5		
Н	Н	L	Х	L	L		
L	L	L	Х	Н	Н		
X	Н	Н	L	Z	L		
Х	L	Н	L	Z	Н		
Х	Х	Н	Н	Z	Z		
Open	Open	L	Х	Н	Н		
Н	Н	L	Open	L	L		
L	L	L	Open	Н	Н		
Х	Н	Н	Open	Z	L		
X	L	Н	Open	Z	Н		
Н	Н	Open	Х	L	L		
L	L	Open	Х	Н	Н		

H = high level, L = low level, X = irrelevant, Z = high impedance (off)



SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

# functional logic diagram (positive logic)



SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Decitive events veltage renge.	(and Nata 4)	051/4071/
$V_{D}$	D (see Note 1)	0.5 V to 15 V
Negative supply voltage range, V	SS (see Note 1)	0.5 V to –15 V
Receiver input voltage range, VI	(RA)	
		0.5 V to V <sub>CC</sub> + 0.4 V
		0.5 V to 6 V
Electrostatic discharge, bus pins:	Machine model (see Note 2)	Class 3, 500 V
	Human-body model (see Note 2)	Class 3, 15 kV
	IEC1000-4-2: contact	Class 3, 8 kV
	IEC1000-4-2: airgap	Class 3, 15 kV
Electrostatic discharge, all pins:	Human-body model (see Note 2) .	Class 3, 5 kV
	Machine model (see Note 2)	Class 3, 200 V
Package thermal impedance, θ <sub>JA</sub>	(see Note 3): DB package	104°C/W
		81°C/W
		67°C/W
		120°C/W
Storage temperature range, T <sub>sto</sub>		–65°C to 150°C
Lead temperature 1,6 mm (1/16 i	nch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal unless otherwise noted.
  - 2. Per MIL-STD-883 Method 3015.7
  - 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub> (see Note 4)		4.75	5	5.25	V
Supply voltage, V <sub>DD</sub>		9	12	15	V
Supply voltage, VSS		-9	-12	-15	V
High level input voltage, V <sub>IH</sub>	DA, EN, MODE	2			V
Low level input voltage, V <sub>IL</sub>	DA, EN, MODE			0.8	V
Receiver input voltage range, V <sub>I</sub>	RA	-25		25	V
High level output current, IOH	RY			-1	mA
Low level output current, IOL	RY			2	mA
Operating free air temperature, T <sub>A</sub>				70	°C

NOTE 4: V<sub>CC</sub> cannot be greater than V<sub>DD</sub>.



SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

### supply currents over the recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT					
		No load,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 5			1000						
Icc	Supply current for VCC	All inputs at minimum V <sub>OH</sub>	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}, \overline{EN} \text{ at GND}$			1000	μΑ					
		or maximum VOL	EN, MODE at V <sub>CC</sub>			650						
			EN at V <sub>CC</sub> , MODE at GND			700						
		No load,	$V_{DD} = 9 \text{ V, } V_{SS} = -9 \text{ V, } \overline{EN} \text{ at GND,}$ See Note 5			800						
I <sub>DD</sub>	Supply current for VDD	All inputs at minimum VOH or maximum VOI	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}, \overline{EN} \text{ at GND}$			800	μΑ					
								or maximum V <sub>OL</sub>	EN, MODE at V <sub>CC</sub>			20
		02	EN at V <sub>CC</sub> , MODE at GND			20						
		No load,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 5			-625						
ISS	Supply current for V <sub>SS</sub>	All inputs at minimum V <sub>OH</sub>	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V}, \overline{EN} \text{ at GND}$			-625	μΑ					
		or maximum VOL	EN, MODE at V <sub>CC</sub>			-50	1					
			EN at V <sub>CC</sub> , MODE at GND			-50						

NOTE 5: Minimum RS-232 driver output voltages are not attained with ±5-V supplies.

# driver electrical characteristics over the recommended operating conditions (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V	High-level	V <sub>I</sub> = 0.8 V, R <sub>L</sub> = 3 kΩ,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 5	5	5.8	6.6	V
Vон	output voltage	See Figure 1	$\frac{V_{DD}}{EN}$ = 12 V, $V_{SS}$ = -12 V, $EN$ at GND, See Note 6	5	5.8	6.6	V
V	Low-level	V <sub>I</sub> = 2 V, R <sub>L</sub> = 3 K,	$V_{DD} = 9 \text{ V}, V_{SS} = -9 \text{ V}, \overline{EN} \text{ at GND},$ See Note 5	-5	-5.8	-6.9	V
VOL	output voltage	See Figure 1	$\frac{V_{DD}}{EN}$ = 12 V, $V_{SS}$ = -12 V, $EN$ at GND, See Note 6	-5	-5.8	-6.9	V
lН	High-level input current	V <sub>I</sub> at V <sub>CC</sub>				1	μΑ
I∣L	Low-level input current	V <sub>I</sub> at GND				-1	μΑ
loz	High-impedance output current	V <sub>CC</sub> = 5 V,	$V_{DD} = 12 \text{ V}, V_{SS} = -12 \text{ V},  -5 \text{ V} \le V_{O} \le 5 \text{ V}$			±100	μΑ
los(H)	Short-circuit high-level output current	$V_O = GND \text{ or } V_{SS},$	See Figure 2 and Note 7		-30	<b>–</b> 55	mA
los(L)	Short-circuit low-level output current	$V_O = GND \text{ or } V_{SS},$	See Figure 2 and Note 7		30	55	mA
r <sub>O</sub>	Output resistance	$V_{DD} = V_{SS} = V_{CC} = 0$ ,	V <sub>O</sub> = 2 V	300			Ω

NOTES: 5. Minimum RS-232 driver output voltages are not attained with ±5-V supplies.

- 6. Maximum output swing is limited to ±5.5 V to enable the higher data rates associated with this device and to reduce EMI emissions.
- 7. Not more than one output should be shorted at one time.



SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

# driver switching characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPHL	Propagation delay time, high-to low-level output	B 2104-710	C 45 nF Con Figure 4	300	800	1600	
tPLH	Propagation delay time, low-to high-level output	$R_L$ = 3 kΩ to 7 kΩ, $C_L$ = 15 pF, See Figure 1		300	800	1600	ns
tPZL	Driver output-enable time to low-level output	$R_1 = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	STANDBY or WAKE-UP modes,		50	100	
tPZH	Driver output-enable time to high-level output	C <sub>L</sub> = 15 pF	See Figures 1, 6, and Note 6		50	100	μs
tPLZ	Driver output-disable time from low-level output	$R_1 = 3 k\Omega$ to $7 k\Omega$ ,	STANDBY or WAKE-UP modes,		50	100	
tPHZ	Driver output-disable time from high-level output	C <sub>L</sub> = 15 pF	See Figures 1, 6, and Note 6		50	100	μs
			Using 10%-to-90% transition region, Driver speed = 250 kbit/s C <sub>L</sub> = 15 pF	375		2240	
	Transition time,	V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 12 V,	Using ±3-V transition region, Driver speed = 250 kbit/s C <sub>L</sub> = 15 pF	200		1500	
<sup>†</sup> TLH	low-to high-level output	See Figure 1 and Note 6  Driver speed = 2  C <sub>L</sub> = 15 pF  Using ±3-V trans	Using ±2-V transition region, Driver speed = 250 kbit/s C <sub>L</sub> = 15 pF	133		1000	ns
			Using ±3-V transition region, Driver speed = 125 kbit/s CL = 2500 pF			2750	
			Using 10%-to-90% transition region, Driver speed = 250 kbit/s C <sub>L</sub> = 15 pF	375		2240	
	Transition time,	V <sub>CC</sub> = 5 V, V <sub>DD</sub> = 12 V,	Using ±3-V transition region, Driver speed = 250 kbit/s C <sub>L</sub> = 15 pF	200		1500	
<sup>t</sup> THL	high-to low-level output	$\begin{aligned} &\text{VSS} = -12 \text{ V,} \\ &\text{R}_L = 3 \text{ k}\Omega \text{ to 7 k}\Omega \\ &\text{See Figure 1 and Note 6} \end{aligned}$	Using ±2-V transition region, Driver speed = 250 kbit/s C <sub>L</sub> = 15 pF	133		1000	ns
			Using ±3-V transition region, Driver speed = 125 kbit/s CL = 2500 pF			2750	
SR	Output slew rate	$\begin{split} &V_{CC}=5~\text{V},\\ &V_{DD}=12~\text{V},\\ &V_{SS}=-12~\text{V},\\ &R_L=3~\text{k}\Omega~\text{to }7~\text{k}\Omega,\\ &C_L=15~\text{pF},\\ &\text{See Note }6 \end{split}$	Using ±3-V transition region, Driver speed = 0 to 250 kbit/s	4	20	30	V/μs

NOTE 6: Maximum output swing is limited to ±5.5 V to enable the higher data rates associated with this device and to reduce EMI emissions.



SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

# receiver electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	See Figure 3		1.6	2	2.55	V
V <sub>IT</sub> –	Negative-going input threshold voltage	See Figure 3		0.6	1	1.45	V
VHYS	Input hysteresis, V <sub>IT+</sub> – V <sub>IT</sub>	See Figure 3		600	1100		mV
Vон	High-level output voltage	$I_{OH} = -1 \text{ mA},$		2.5	3.9		V
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA},$			0.33	0.5	V
	High-level input current	V <sub>I</sub> = 3 V		0.43	0.6	1	mA
l IIH	nigh-lever input current	V <sub>I</sub> = 25 V		3.6	5.1	8.3	ША
I	Low-level input current	V <sub>I</sub> = -3 V		-0.43	-0.6	-1	mA
IIL	Low-level input current	V <sub>I</sub> = -25 V		-3.6	-5.1	-8.3	ША
IOS(H)	Short-circuit high-level output current	$V_{O} = 0,$	See Figure 5 and Note 7			-20	mA
IOS(L)	Short-circuit low-level output current	$V_O = V_{CC}$	See Figure 5 and Note 7			20	mA
loz	High-impedance output current	V <sub>CC</sub> = 0 or 5 V,	$0.3~V \leq VO \leq VCC$			±100	μΑ
R <sub>IN</sub>	Input resistance	$V_1 = \pm 3 \text{ V to } \pm 25 \text{ V}$		3	5	7	kΩ

NOTE 7: Not more than one output should be shorted at one time.

# receiver switching characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output		400	900	no
tPLH	Propagation delay time, low- to high-level output		400	900	ns
tTLH	Transition time low- to high-level output		200	500	ns
tTHL	Transition time high- to low-level output	]	200	400	115
tSK(P)	Pulse skew  tpLH - tpHL	STANDBY mode	200	425	ns
tPZL	Receiver output-enable time to low-level output	$C_L = 50 \text{ pF},$	50	100	
<sup>t</sup> PZH	Receiver output-enable time to high-level output	See Figures 4 and 7	50	100	μs
tPLZ	Receiver output-disable time from low-level output	]	50	100	
<sup>t</sup> PHZ	Receiver output-disable time from high-level output	]	50	100	μs
tPHL	Propagation delay time, high- to low-level output (WAKE-UP mode)	]	500	1500	no
tPLH	Propagation delay time, low- to high-level output (WAKE-UP mode)		500	1500	ns

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: For C<sub>L</sub> < 1000 pF:  $t_W$  = 4  $\mu$ s, PRR = 250 kbit/s, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f$  =  $t_f$  < 50 ns. For C<sub>L</sub> = 2500 pF:  $t_W$  = 8  $\mu$ s, PRR = 125 kbit/s, Z<sub>O</sub> = 50  $\Omega$ ,  $t_r$  =  $t_f$  < 50 ns.

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 1. Driver Parameter Test Circuit and Waveform




Figure 2. Driver IOS Test





Figure 3. Receiver V<sub>IT</sub> Test



NOTES: A. The pulse generator has the following characteristics:  $t_W = 4 \mu s$ , PRR = 250 kbit/s,  $Z_O = 50 \Omega$ ,  $t_T = t_f < 50 ns$ .

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Receiver Parameter Test Circuit and Waveform



### PARAMETER MEASUREMENT INFORMATION





Figure 5. Receiver IOS Test




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ ,  $t_r = t_f < 50 ns$ .
- D. The outputs are measured one at a time with one transition per measurement.


Figure 6. Driver 3-State Parameter Circuit and Voltage Waveforms



### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPHL/tPLH	Open
tPLZ/tPZL	4 V
tPHZ/tPZH	GND



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR = 250 kbit/s,  $Z_O = 50 \Omega$ ,  $t_T = t_f < 50 \text{ ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 7. Receiver 3-State Parameter Test Circuit and Voltage Waveforms



### **APPLICATION INFORMATION**

### receiver output states

RECEIVER KNOWN OUTPUT STATES DURING POWER-DOWN, STANDBY, OR WAKE-UP MODES					
RECEIVER NUMBER	SIGNAL NAME	RECEIVER OUTPUT			
RY1	DCD	HIGH			
RY2	DSR	HIGH			
RY3	RX	LOW			
RY4	CTS	HIGH			
RY5	RI	HIGH			

### fault protection during power down

Diodes placed in series with the  $V_{DD}$  and  $V_{SS}$  leads protect the SN75LPE185 in the fault condition, in which the device outputs are shorted to  $\pm 15$  V and the power supplies are at low voltage and provide low-impedance paths to ground.




Figure 8. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F

SLLS256D - DECEMBER 1996 - REVISED OCTOBER 1998

#### APPLICATION INFORMATION

#### WAKE-UP mode

While in the WAKE-UP mode, all the drivers and receivers of the SN75LPE185 device are in the high-impedance state, except for receiver 5, which can be used as a Ring Indicator function. In this mode, the current drawn from the power supplies is low, to conserve power.

In today's PCs, board designers are becoming more concerned about power consumption. The flexibility of the SN75LPE185 during WAKE-UP mode allows the designer to operate the device at auxiliary power-supply voltages below specified levels. The SN75LPE185 functions properly during WAKE-UP mode, using the following power-supply conditions:

- (a)  $V_{CC} = 4.75 \text{ V}$ ,  $V_{DD} = 9 \text{ V}$ , and  $V_{SS} = -9 \text{ V}$  (data-sheet specifications)
- (b)  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ , and  $V_{SS} = -5 \text{ V}$
- (c)  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} = \text{open}$ , and  $V_{SS} = \text{open}$
- (d)  $V_{CC} = 5 \text{ V}$ ,  $V_{DD} = 5 \text{ V}$ , and  $V_{SS}$  is shorted to the most negative supply.

Condition (a) describes the minimum supply voltages necessary for the device to comply fully to specifications.

Conditions (b) and (d) describe the condition where a –5-V supply is not available during auxiliary power. In this case, V<sub>SS</sub> must be shorted to the most negative supply (i.e., GND or a voltage source close to, but below GND).

Condition (c) states V<sub>DD</sub> and V<sub>SS</sub> power supplies can be shut off.

In all cases, GND is understood to be 0 V, and the power supply voltages should never exceed the absolute maximum ratings.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated