SDLS077

SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

OCTOBER 1976-REVISED MARCH 1988

- Performs BCD, Bi-Quinary, or Binary Counting
- **Fully Programmable**
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

| | GUARA | NTEED | TYPICAL |
|----------------|-----------|----------|-------------------|
| TYPES | COUNT FR | EQUENCY | POWER DISSIPATION |
| | CLOCK 1 | CLOCK 2 | POWER DISSIFATION |
| '196, '197 | 0-50 MHz | 0-25 MHz | 240 mW |
| 'LS196, 'LS197 | 0-30 MHz | 0-15 MHz | 80 mW |
| '\$196, 'S197 | 0-100 MHz | 0-50 MHz | 375 mW |

description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divideby-two and a divide-by-eight counter ('197, 'LS197, '\$197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.


All inputs are diode-clamped to minimize transmissionline effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of -55°C to 125°C: Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197 . . . J OR W PACKAGE SN74196, SN74197 . . . N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS196, SN54S196, SN54LS197, SN54S197 . . . FK PACKAGE



NC - No internal connection

logic symbols†

'197, 'LS197, 'S197 '196, 'LS196, 'S196 LOAD (1) LOAD (1) CLR 1131 CLH [13] CT - 0 CLK1-(8) (8) (5) A [4] ·QΔ QΔ (4) 10 А 10 CLK2 (6) (9) (9) (10) -Qa (10) -QR (2) 121 (3) -Qr (3) -ac (12) (12) 1111 () 11 ·Ωp

dzsc.com



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197, SN74S197, SN74S196, SN74S197


typical count configurations


'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176. '197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.


logic diagrams

'196, 'LS196, and 'S196 logic diagrams are the same as those for '176. '197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

schematics of inputs and outputs







SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | | | - | | 7 V |
|---------------------------------------|---------|-----------|------------|---|--|-------|------|----------------|
| Input voltage | | | | - | | | | 5,5 V |
| Interemitter voltage (see Note 2) | | | | | | | | 5,5 V |
| Operating free-air temperature range: | SN54196 | , SN54197 | Circuits . | | | | | -55°C to 125°C |
| | | | | | | | | . 0°C to 70°C |
| Storage temperature range | | , | | | | | | -65°C to 150°C |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

recommended operating conditions

| | | SN54 | 196, SN | 54197 | SN74 | 196, SN7 | 4197 | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|----------|---------|-------|----------|----------|------|-------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | דומט |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| High-level output current, IOH | | | | -800 | | | -800 | μА |
| Low-level output current, IOL | | | | 16 | | | 16 | mA |
| Counting | Clock-1 input | 0 | | 50 | 0 | | 50 | MHz |
| Count frequency | Clock-2 input | 0 | | 25 | 0 | | 25 | INIHZ |
| | Clock-1 input | 10 | | | 10 | | | |
| B. L. China | Clock-2 input | 20 | | | 20 | | |] |
| Pulse width, tw | Clear | 15 | | | 15 | | | ns |
| | Load | 20 | | | 20 | | | |
| 1 | High-level data | tw(load) | | | tw(load) | | | |
| Input hold time, th (see Note 3) | Low-level data | tw(load) | | | tw(foad) | | | ns |
| landa antiqua di langua di | High-level data | 10 | | | 10 | | | |
| Input setup time, t _{su} (see Note 3) | Low-level data | 15 | | | 15 | | | ns |
| Count enable time, ten (see Note 4) | | 20 | | • | 20 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | ,,C |

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which
interval the count/load and clear inputs must both be high to ensure counting.

SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | ł | TEST CONDITIO | wet | SN54 | 196, SN | 74196 | SN54 | 197, SN | 74197 | |
|----------------|---------------------------|------------------|-------------------------------------------------------------------------------------------------|-------------|--------------------------------------------------|-------------|----------|------|-----------------------------------------|-------|------|
| | | | TEST CONDITIO | v 5. | MIN | TYP‡ | MAX | MIN | TYP# | MAX | UNIT |
| v_{IH} | High-level input voltage | | | | 2 | | | 2 | | | V |
| ۷۱۲ | Low-level input voltage | | | | | | 0.8 | | | 0.8 | V |
| v_{IK} | Input clamp voltage | | V _{CC} = MIN, I ₁ = -12 | nΑ | 1 | | -1.5 | | | -1.5 | V |
| Vон | High-level output voltag | e | V _{CC} = MIN, V _{IH} = 2 V V _{IL} = 0.8 V, I _{OH} =8 | | 2.4 | 3.4 | <u>-</u> | 2.4 | 3.4 | | v |
| VOL | Low-level output voltage | ! | V _{CC} = MIN, V ₁ H = 2 V V ₁ L = 0.8 V, I _{OL} = 16 | | | 0.2 | 0.4 | · | 0,2 | 0.4 | V |
| ^լ յ | Input current at maximu | ım input voltage | V _{CC} = MAX, V ₁ = 5.5 V | ' | | | 1 | | | 1 | mΑ |
| | | Data, Load | | | | | 40 | | | 40 | |
| Ιн | High-level input current | Clear, clock 1 | V _{CC} = MAX, V _I = 2.4 V | , | | | 80 | | | 80 | μА |
| | | Clack 2 | | | | | 120 | | | 80 | 1 |
| | - | Data, Load | | | | | -1.6 | | *************************************** | -1.6 | |
| 1 | Law law law as assessed | Clear |],,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | -3.2 | | | -3.2 | |
| 'IL | Low-level input current | Clock 1 | VCC = MAX, VI = 0.4 V | 1 | | | -4.8 | | | -4.8 | mΑ |
| | | Clock 2 | 1 | | | | -6.4 | | | -3,2 | |
| | Chana aira da adaada adaa | | 1/ 4143/ | SN54' | -20 | | -57 | -20 | | -57 | |
| 'os | Short-circuit output curr | ents | V _{CC} = MAX | SN74' | -18 | | -57 | -18 | | -57 | mΑ |
| Icc | Supply current | | V _{CC} = MAX, See Note | 5 | | 48 | 59 | | 48 | 59 | mΑ |

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

| PARAMETER# | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | | N5419 N7419 | - | 1 | N5419 SN7419 | | UNIT |
|-------------------|-----------------|----------------|--------------------|---------|----------------|-----|-----|-----------------|-----|------|
| | ,,,,, | 10011011 | | MIN | TYP | MAX | MIN | TYP | MAX | Ì |
| f _{max} | Clock 1 | QA | | 50 | 70 | | 50 | 70 | | MHz |
| tPLH | Clock 1 | Q _A | | | 7 | 12 | | 7 | 12 | |
| ^t PHL | GIOCK I | □ □ □ □ | | | 10 | 15 | | 10 | 15 | ns |
| [‡] PLH | Clock 2 | Q _B | | | 12 | 18 | | 12 | 18 | |
| [†] PH L | CIOCK 2 | QB | | | 14 | 21 | ļ | 14 | 21 | ns |
| tPLH | Clock 2 | Q _C | | | 24 | 36 | | 24 | 36 | |
| tPHL_ | GIDEN 2 | | Cլ = 15 pF, | | 28 | 42 | | 28 | 42 | ns |
| †PLH | Clock 2 | a _D | $R_L = 400 \Omega$ | | 14 | 21 | | 36 | 54 | |
| ^t PHL | GIOCK 2 | α _D | See Note 6 | | 12 | 18 | | 42 | 63 | Пŝ |
| tpLH | A, B, C, D | 0A, 0B, 0C, 0D | | | 16 | 24 | | 16 | 24 | |
| tPHL | A, B, C, D | CA, GB, GC, GD | | | 25 | 38 | | 25 | 38 | ns |
| †PLH | Load | Апу | | | 22 | 33 | | 22 | 33 | |
| tPHL | | , wiy | | | 24 | 36 | | 24 | 36 | ns |
| [†] PHL | Clear | Any | | | 25 | 37 | | 25 | 37 | ns |

[#]f_{max} = maximum count frequency.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing f_{max} , $V_{IL} = 0.3 \text{ V}$.



[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

^{*}All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time.


¹⁰A outputs are tested at IOL = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.


tptH = propagation delay time, low-to-high-level output.


tpHL ≡ propagation delay time, high-to-low-level output.


SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

schematics of inputs and outputs









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | 7 V |
|---------------------------------------|------------|-----------|----------|----------------|
| Input voltage | | | | 5 .5 V |
| Operating free-air temperature range: | SN54LS196 | SN54LS197 | Circuits | 55°C to 125°C |
| | SN74LS196, | SN74LS197 | Circuits | 0°C to 70°C |
| Storage temperature range | | | | -65°C to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | - | | SN54LS1 | 96, SN5 | i4LS197 | SN74LS1 | 96, SN7 | 4LS197 | UNIT |
|---------------------|---------------------------------|-----------------|---------|------------|-------------|---------|---------|--------|------|
| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Vcc | Supply voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| Iон | High-level output current | | | | -400 | | | -400 | μА |
| loL | Low-level output current | | | | 4 | | | ₿ | mΑ |
| | Count frequency | Clock-1 input | 0 | | 30 | 0 | | 30 | |
| | Count frequency | Clack-2 input | 0 | | 15 | ٥ | | 15 | MHz |
| | | Clock-1 input | 20 | | | 20 | | | |
| | Pulse width | Clock-2 input | 30 | | | 30 | | | |
| t _{t/vi} | 1 0136 ANIGETI | Clear | 15 | | | 15 | | | ns |
| | | Load | 20 | | | 20 | | | |
| 4. | Input hold time, (see Note 3) | High-level data | tw(load | d) | | tw(loa | d) | | |
| th | input noid ame, isse Note 3/ | Low-level data | tw(load | 1) | , | tw(loa | d) | | пs |
| | lead the state of the Alexander | High-level data | 10 | | | 10 | • | | |
| ^t su | Input setup time, (see Note 3) | Low-level data | 15 | | | 15 | | | ns |
| | | Clock 1 | 30 | | | 30 | | | |
| ^t enable | Count enable time, (see Note 4) | Clock 2 | 50 | | | 50 | | | ns |
| Тд | Operating free-air temperature | | 55 | | 125 | 0 | - | 70 | °C |

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
 - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMI | ETER | TES | ST CONDITIONS | ;† | Sf | N54LS1 N54LS1 TYP‡ | 97 | SN | 174LS1 174LS1 TYP‡ | 97 | UNIT |
|-----|-----------------------------|-------------------|-----------------------------------------------------------------|------------------------|-------------------------|-----|--------------------------|------|-----|--------------------------|-------------|------|
| VIH | High-level input v | oltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input v | oltage | | | | | | 0.7 | | | 0.8 | V |
| VIK | Input clamp volta | age . | VCC = MIN, | i | | | | -1.5 | | | −1.5 | V |
| νон | High-level output | voltage | V _{CC} = MIN, | | | 2.5 | 3.4 | | 2.7 | 3.4 | | ٧ |
| Vol | Low-level output | voltage | V _{CC} = MIN, V _{IL} = V _{IL max} | V _{1H} = 2 V, | IOL = 4 mA ⁶ | | 0,25 | 0.4 | | 0.25 0.35 | 0.4 | ٧ |
| | Inquit aureant | Data, Load | | | | | | 0.1 | | | 0.1 | |
| 1. | Input current at maximum | Clear, ctock 1 | V _{CC} ≠ MAX, | V E E V | | | | 0,2 | | | 0.2 | 4 |
| l) | input voltage | Clock 2 of 'LS196 | ACC - MAY | V - 5.5 V | | _ | | 0.4 | | | 0.4 | mA |
| | input voitage | Clock 2 of LS197 |] | | | | | 0.2 | | | 0.2 | |
| | *** | Data, Load | | | | | | 20 | | | 20 | |
| 1 | High-level | Clear, clock 1 | V _{CC} = MAX, | VI = 27 V | | | | 40 | | | 40 | μΑ |
| ΉΗ | input current | Clock 2 of 'LS196 | VCC - IMAA, | V - 2.7 V | | | | 80 | | | 80 | μ |
| | | Clock 2 of 'LS197 | | | | | | 40 | | | 40 | |
| | | Data, Load | | | | | | -0.4 | | | -0.4 | |
| | Low-level | Clear | | | | | | -0.8 | | | -0.8 | |
| HL | Input current | Clock 1 | VCC = MAX, | V _j = 0.4 V | | | | -2.4 | | | -2.4 | mΑ |
| | inpat correit | Clock 2 of 'LS196 | | | | | | -2.8 | | | -2.8 | |
| | | Clock 2 of 'LS197 | | | | | | -1.3 | | | -1.3 | |
| los | Short-circuit outp | out current \$ | VCC = MAX | | | -20 | | -100 | -20 | | -100 | mΑ |
| Icc | Supply current | | V _{CC} = MAX. | See Note 5 | | | 16 | 27 | | 16 | 27 | mΑ |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 5. ICC is measured with all inputs grounded and all outputs open.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

| PARAMETER# | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | | 154LS1 174LS1 | | | 154 LS1 174 LS1 | | דומט |
|------------------|-----------------|----------------|---------------------------|-----|------------------|-----|-----|--------------------|-----|------|
| | (HVPO1) | (001701) | | MIN | TYP | MAX | MIN | TYP | MAX |] |
| f _{max} | Clock 1 | Q _A | | 30 | 40 | | 30 | 40 | | MHz |
| tPLH | Clock 1 | Q _A | | | 8 | 15 | | 8 | 15 | ns |
| tPHL | CIOCK | | | | 13 | 20 | | 14 | 21 | |
| ^t PLH | Clock 2 | α _B | | | 16 | 24 | | 12 | 19 | ns |
| tPHL_ | CIOCK 2 | □ GB | | | 22 | 33 | | 23 | 35 | 113 |
| ^t PLH | Clock 2 | Q _C | C _L = 15 pF, | | 38 | 57 | | 34 | 51 | п\$ |
| tPH L | GIOCK 2 | uc. | GL = 13 μγ. RL = 2 kΩ, | | 41 | 62 | | 42 | 63 | 115 |
| [†] PLH | Clock 2 | 0- | See Note 6 | | 12 | 18 | | 55 | 78 | |
| tPH↓ | Clock 2 | Q _D | See Wole 6 | | 30 | 45 | | 63 | 95 | ns |
| ^t PLH | 1 B 0 B | 0 0 0 0 | | | 20 | 30 | | 18 | 27 | |
| tPHL | A, B, C, D | QA, QB, QC QD | | | 29 | 44 | | 29 | 44 | ns |
| ^t PLH | Load | | | | 27 | 41 | | 26 | 39 | |
| t _{PHL} | LUAG | Any | | | 30 | 45 | | 30 | 45 | nş |
| ^t PHL | Clear | Any | | | 34 | 51 | | 34 | 51 | ns |

[#]f_{max} ≡ maximum count frequency.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that $t_r \le 15 \text{ ns}$, $t_f \le 6 \text{ ns}$, and $V_{ref} = 1.3 \text{ V}$ (as opposed to 1.5 V).




[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. §Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


FQA outputs are tested at specified IOL plus the limit value of IIL for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.


tpLH ≡ propagation delay time, low-to-high-level output, tpHL ≡ propagation delay time, high-to-low-level output.

SN54S196, SN54S197, SN74S196, SN74S197 100 MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, V _{CC} (see Note 1) | | | | | | | | | | | | | | | 7 V |
|----------------------------------------------|------|------|------|------|-----|-----|----|------|-------|---|--|---|--|--|----------------|
| Input voltage | | | | | | | | | | | | | | | |
| Operating free-air temperature range | : SN | 1545 | 5196 | 6, 9 | 3N5 | 451 | 97 | Circ | cuits | | | | | | -55°C to 125°C |
| | S١٠ | 1748 | 3196 | 6, 9 | SN7 | 451 | 97 | Circ | uits | | | | | | . 0°C to 70°C |
| Storage temperature range | | | | | | | | | | - | | - | | | -65°C to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | SN54 | S196, SN5 | 4S197 | SN74 | S196, SN7 | 4\$197 | |
|------------------------------------------------|-----------------|------|-----------|-------|------|-----------|--------|--------|
| | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | | -1 | | • | -1 | mA |
| Low-level output current, IOL | | | | 20 | | | 20 | mA |
| Clark former | Clock-1 input | 0 | | 100 | 0 | | 100 | MHz |
| Clock frequency | Clock-2 input | 0 | | 50 | 0 | | 50 | IVITIZ |
| | Clock-1 input | 5 | | | 5 | | | |
| 8 h | Clock-2 input | 10 | | | 10 | | |] |
| Pulse width, t _W | Clear | 30 | | | 30 | | • | ns |
| | Load | 5 | | | 5 | | | 1 |
| January Hald Singary (con Nigary 2) | High-level data | 31 | | | 31 | | | |
| Input hold time, th (see Note 3) | Low-level data | 31 | | | 31 | | | ns |
| Innuit natural sime to Japa Nata 2) | High-level data | 61 | | | 61 | | | |
| Input setup time, t _{SU} (see Note 3) | Low-level data | 61 | | | 61 | | | - ns |
| Count enable time, ten (see Note 4) | | 12 | | | 12 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
 - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TES | ST CONDITIONS | † | | L | N54S19 | · · · | | N54S19 | | UNIT |
|------|---------------------|-----------------------------------------------------|-------------------------|---------------------|--------|----------|--------|--------|-----|--------|--------|------|
| | | | | | | | TYP‡ | | | TYP# | | -/ |
| ViH | | | | ***** | | 2 | | | 2 | | | V |
| VIL | , | | | | | | | 8.0 | | | 8.0 | V |
| VIK | | V _{CC} = MIN, | I _j = -18 mA | · | | | | -1.2 | | | -1.2 | V |
| | | VCC = MIN, | | | 548 | 2.5 | 3.4 | | 2.5 | 3.4 | | v |
| ∨он | | VIL = 0.8 V, | IOH = -1 mA | | 745 | 2.7 | 3.4 | | 2.7 | 3.4 | | † Y |
| VOL | | V _{CC} = MIN, I _{OL} = 20 mA q | V _{IH} = 2 V, | V _{IL} = (| 0.8 V, | | | 0.5 | | | 0.5 | ٧ |
| Тţ | | V _{CC} = MAX, | V ₁ = 5.5 V | ··- | | <u> </u> | | 1 | | | 1 | mΑ |
| ЧН | Clock 1, clock 2 | V _{CC} = MAX, | V ₁ = 2.7 V | | | | | 150 | | | 150 | |
| ·1H | All other inputs | 1 *60 111/2/ | V - 2.7 V | | | | | 50 | | | 50 | μА |
| L. | Data, Load Clear | V _{CC} = MAX, | V 0 EV | | | | | - 0.75 | | - | - 0.75 | mΑ |
| ۱۱۲ | Clock 1 | VCC - MAA, | V - 0.5 V | | | | | -8 | | | 8 | mΑ |
| | Clock 2 | | | | | | | -10 | | | -6 | mΑ |
| 105§ | | V _{CC} = MAX | | | | -30 | | -110 | -30 | | -110 | mA |
| Icc | <u> </u> | V _{CC} = MAX, | See Note 5 | | 54S | | 75 | 110 | | 75 | 110 | 0 |
| .00 | | *CC = WAX; | | | 74\$ | T | 75 | 120 | | 75 | 120 | mA |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 5: ICC is measured with all input grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| PARAMETER# | (FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | SN54S196, SN74S196 | | SN54S197, SN74S197 | | | UNIT | |
|---------------------------|------------------|------------------------------|--------------------------------------------------|-----------------------|-----|-----------------------|-----|-----|------|-----|
| _ | | | | MIN | TYP | MAX | MIN | TYP | MAX | |
| f _{max} | Clock 1 | Q _A | | 100 | 140 | | 100 | 140 | | MHz |
| tPLH | Clock 1 | 1 0. | | | 5 | 10 | | 5 | 10 | ns |
| ^t PHL | Clock I | Q _A | | | 6 | 10 | | 6 | 10 | |
| ^t P L H | Clock 2 | QΒ | | | 5 | 10 | | 5 | 10 | ns |
| [†] PHL | CIOCK 2 | l de | R_L = 280 Ω , C_L = 15 pF, See Note 7 | | 8 | 12 | | 8 | 12 | |
| ^t PLH | Clock 2 | $\mathfrak{a}_{\mathbb{C}}$ | | | 12 | 18 | | 12 | 18 | ns |
| [‡] PHL | CIOCK 2 | " | | | 16 | 24 | | 15 | 22 | |
| ^t PLH | Clock 2 | a _D | | | 5 | 10 | | 18 | 27 | ns |
| ^t ₽HL | CIOCK 2 | | | | 8 | 12 | | 22 | 33 | |
| ^t PLH | A,B,C,D | $Q_{A}, Q_{B}, Q_{C}, Q_{D}$ | | | 7 | 12 | | 7 | 12 | ns |
| ^t PHL | 7,0,0,0 | | | | 12 | 18 | | 12 | 18 | |
| ^t PLH | Load | Any | | | 10 | 18 | 1 | 10 | 18 | ns |
| ^t PHL | wau | | | | 12 | 18 | | 12 | 18 | |
| [†] PHL | Clear | Any | | | 26 | 37 | | 26 | 37 | ns |

[#]f_{max} = maximum count frequency.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

¶ Q_A outputs are tested at I_{OL} = 20 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $t_{PLH} \equiv propagation delay time, low-to-high-level output.$

tpHL = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated





26-Sep-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|-------------------------|------------------|----------------------------|
| 7601501CA | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| 7601501DA | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI |
| 7601501DA | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI |
| SN54196J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN54196J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN54197J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN54197J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SN54LS197J | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| SN54LS197J | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| SN74196N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74196N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74197N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74197N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74LS196D | OBSOLETE | SOIC | D | 14 | | TBD | Call TI | Call TI |
| SN74LS196D | OBSOLETE | SOIC | D | 14 | | TBD | Call TI | Call TI |
| SN74LS196DR | OBSOLETE | SOIC | D | 14 | | TBD | Call TI | Call TI |
| SN74LS196DR | OBSOLETE | SOIC | D | 14 | | TBD | Call TI | Call TI |
| SN74LS196N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74LS196N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74LS197D | OBSOLETE | SOIC | D | 14 | | TBD | Call TI | Call TI |
| SN74LS197D | OBSOLETE | SOIC | D | 14 | | TBD | Call TI | Call TI |
| SN74LS197J | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| SN74LS197J | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| SN74LS197N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74LS197N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74S196N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74S196N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74S197N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SN74S197N | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI |
| SNJ54196J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54196J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54197J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54197J | ACTIVE | CDIP | J | 14 | 1 | TBD | Call TI | Level-NC-NC-NC |
| SNJ54197W | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI |
| SNJ54197W | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI |
| SNJ54LS197FK | OBSOLETE | LCCC | FK | 20 | | TBD | Call TI | Call TI |
| SNJ54LS197FK | OBSOLETE | LCCC | FK | 20 | | TBD | Call TI | Call TI |
| SNJ54LS197J | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| SNJ54LS197J | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI |
| SNJ54LS197W | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI |
| SNJ54LS197W | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI |



PACKAGE OPTION ADDENDUM

26-Sep-2005

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265