查询CD4502BE供应商

STRUMENTS

TEXAS

Data sheet acquired from Harris Semiconductor SCHS067B – Revised July 2003 WWW

CMOS Strobed Hex Inverter/Buffer

High-Voltage Types (20-Volt Rating)

CD4502B consists of six inverter/ buffers with 3-state outputs. A logic "1" on the OUTPUT DISABLE input produces a high-impedance state in all six outputs. This feature permits common busing of the outputs, thus simplifying system design. A Logic "1" on the INHIBIT input switches all six outputs to logic "0" if the OUTPUT DISABLE input is a logic "0". This device is capable of driving two standard TTL loads, which is equivalent to six times the JEDEC "B"-series IOI standard.

The CD4502B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).


MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to V_{SS} Terminal) DC INPUT CURRENT, ANY ONE INPUT ±10mA POWER DISSIPATION PER PACKAGE (PD):

For T_A = +100°C to +125°C..... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

OPERATING-TEMPERATURE RANGE (TA).....-55°C to +125°C LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C



Features:

- 2 TTL-load output drive capability
- 3-state outputs
- Common output-disable control
- Inhibit control
- 100% tested for guiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Meets all requirements of JEDEC Tentative Standard No. 138,"Standard Specifications for Description of 'B' Series CMOS Devices"
- Noise margin (full package-temperature range) =



Applications:

3-state hex inverter for interfacing IC's with data buses

COS/MOS to TTL hex buffer

CD4502B Types

专业PCB打样工厂,24小时加急出货




Fig.4 - Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

RECOMMENDED OPERATING CONDITIONS


For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	LIN	UNITS	
CHARACTERISTIC	Min.	Min. Max.	
Supply-Voltage Range (For TA = Full Package-			
Temperature Range)	3	18	v

STATIC ELECTRICAL CHARACTERISTICS

•

			IS -	LIMITS AT INDICATED TEMPERATURES (°C)							UNITS
ISTIC	Vo	VIN	VDD					+25			UNITS
	(V)	(V)	(v)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device		0,5	5	1	1	30	30	-	0.02	1	μΑ
Current,		0,10	10	2	2	60	60	-	0.02	2	
IDD Max.	-	0,15	15	4	4	120	120	-	0.02	4	
[0,20	20	20	20	600	600	-	0.04	20	
Output Low	0,4	0,5	5	3.84	3.66	2.52	2.16	3.06	6	1	
(Sink) Current	0.5	0,10	10	9.6	9	6.6	5.4	7.8	15.6		
IOL Min,	1,5	0,15	15	25.2	24	16.8	14.4	20.4	40.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	-
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5		0	.05		-	0.	0.05	
Low-Level,	-	0,10	10		0	.05		-	0	0.05	v
VOL Max.	_	0,15	15		0	.05		-	0	0.05	
Output Voltage:	_	0,5	5	4.95				4.95	5	-	ľ
High-Level,	-	0,10	10	9.95				9.95	10		
VOH Min.	-	0,15	15		14	1.95	-	14.95	15	-	
Input Low	0.5, 4.5	-	5		1	1.5		-	-	1.5	
Voltage,	1, 9	-	10			3		-	_	3	
VIL Max.	1.5, 13.5	- 1	15		4			-		4	v
Input High	4.5	-	5	3.5				3.5	-	[] `
Voltage,	9	-	10			7		7		_ <u>-</u>	1
VIH Min.	13.5	-	15			11		11			
Input Current IN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±104	±0.4	μΑ









Fig.9 — Typical propagation-delay time as a function of load capacitance.






Fig.6 – Typical voltage transfer characteristics.




Fig.7 — Typical power dissipation as a function of input frequency.




Fig. 10 - Power-dissipation test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; Input tr, tr = 20 ns, C_{L} = 50 pF, R $_{\text{L}}$ = 200 K Ω . Unless otherwise specified.

CHARACTERISTIC	TEST CO	NDITIONS	LIN	UNITS	
Chanacteristic		V _{DD} (V)	ТҮР	MAX	UNITS
Data or Inhibit Delay Times: High to Low, tp _{HL}		5 10 15	135 60 40	270 120 80	
Low to High, tpLH		5 10 15	190 90 65	380 180 130	ns
Disable Delay Times: RL=1 KΩ Output High to High Impedance, tPHZ		5 10 15	60 40 30	120 80 60	
High-Impedance to Output High, tPZH		5 10 15	110 50 40	220 100 80	ns
Output Low to High Impedance, tPLZ	- See Fig. 14	5 10 15	125 65 55	250 130 110	15
High Impedance to Output Low, tPZL		5 10 15	125 55 40	250 110 80	
Transition Times: Low to High, t _{TLH}		5 10 15	100 50 40	200 100 80	
High to Low, tTHL		5 10 15	60 30 20	120 60 40	ns
Input Capacitance, CIN	Any I	nput	5	7.5	ρF
Output Capacitance, COUT			7-8	15	pF






Fig. 11 - Quiescent-device-current test circuit.









Fig. 13 - Input leakage current test circuit.





03

Q3

ы

QI.

D2

02

Vss

PLZ VDD

PZH VSS

PZL

TEST CONDITIONS

VDD

DISABL

ⅇ

C

٢

6

a

VDD

06

Q6

D5

Q5

04

Q4

Vss

VDD

VOD

INHIBIT

70 80 90

42 3 41

ĪO

9

я

hr

176

92CM-35230

80-88 (2.032-2.235)

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch.)

Dimensions and Pad Layout for CD4502BH

3



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
7702002EA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4502BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4502BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4502BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4502BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4502BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4502BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4502BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
JM38510/17403BEA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated