查询LC79400供应商

Ordering number : EN4346B

CMOS LSI



Dot Matrix LCD Driver

Overview

The LC79400D is a large-scale dot matrix LCD segment driver LSI. Display data transferred from the controller (4-bit parallel format) is processed through 80-bit latching and a LCD drive signal is generated. The LC79400D can be used in conjunction with common driver LC7943D (QIP80D) as well as LC79430D (QIP100D) and LC79431D (QIP100D) to drive a widescreen LCD panel.

WWW.DZSC.CO

Features

- On-chip LCD drive circuit (80 bits)
- Display duty selection ranging from 1/64 to 1/256
- Supports use of chip disable pin for lower large panel power supply dissipation
- Supports externally supplied bias voltage
- Operating power supply voltage/operating temperature include

 V_{DD} (logic block) : 5 V ±10 % / -20 to +75 °C

 $V_{DD}-V_{EE}$ (LCD block) : 12 V to 32 V / -20 to +75°C

- Data transfer clock provides maximum 3.0 MHz and supports bidirectional shift
- 4-bit parallel data input
- CMOS process
- 100-pin flat plastic package

Specifications

Absolute Maximum Ratings at Ta = $25\pm2^{\circ}$ C, V_{SS} = 0 V


Parameter Symbol Conditions Ratings Unit -0.3 to +7.0 V Maximum supply voltage (logic) V_{DD} max V Maximum supply voltage (LCD) V_{DD} - V_{EE} max* 0 to 35 V_I max Maximum input voltage -0.3 to V_{DD} + 0.3 V Storage temperature range Tsta -40 to +125 °C

Note: 1. The voltages V_1 , V_3 , V_4 , V_7 , V_{DD} and V_{EE} must obey the relationships: $V_{DD} \ge V1 > V3 > V4 > VEE$, $V_{DD} - V3 \le 7V$,

 $V4 - V_{EE} \le 7V.$

Package Dimensions

unit : mm 3180-QFP100D



SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Allowable Operating Ranges at Ta = -20 to $+75^{\circ}$ C, V_{SS} = 0 V

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|--------------------------|-----------------------------------|--|---------------------|-----|---------------------|------|
| Supply voltage (logic) | V _{DD} | | 4.5 | | 5.5 | V |
| Supply voltage (LCD) | V _{DD} - V _{EE} | *2, *3 | 12 | | 32 | V |
| Input high-level voltage | V _{IH} | DI1 to 4, CP, LOAD, CDR, CDL R/L, M, DISP OFF | 0.8 V _{DD} | | | V |
| Input low-level voltage | V _{IL} | DI1 to 4, CP, LOAD, CDR, CDL R/L, M, DISP OFF | | | 0.2 V _{DD} | V |
| CP (shift clock) | f _{CP} | СР | | | 3.0 | MHz |
| CP (pulse width) | f _{WC} | СР | 100 | | | ns |
| LOAD pulse width | t _{WL} | LOAD | 100 | | | ns |
| Setup time | t _{SETUP} | DI1 to $4 \rightarrow CP$ | 80 | | | ns |
| Hold time | tHOLD | DI1 to $4 \rightarrow CP$ | 80 | | | ns |
| $CP \rightarrow LOAD$ | t _{CL} 1 | $CP \rightarrow LOAD$ | 0 | | | ns |
| | t _{CL} 2 | $CP \rightarrow LOAD$ | 100 | | | ns |
| $LOAD \rightarrow CP$ | t _{LC} | $LOAD \rightarrow CP$ | 63 | | | ns |
| | t _R | СР | | | 50 | ns |
| Rise/Fall time | t _F | СР | | | 50 | ns |
| | t _{RL} | LOAD | | | 50 | ns |
| | t _{FL} | LOAD | | | 50 | ns |

Note:2. The voltages V_1 , V_3 , V_4 , V_7 , V_{DD} and V_{EE} must obey the relationships: $V_{DD} \ge V1 > V3 > V4 > V_{EE}$, $V_{DD} - V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V_{D$ 7V.

3. When applying power, apply power to the LCD drive block after applying power to the logic block or apply power to both the blocks simultaneously. When turning off power, turn off power to the logic block after turning off power to the LCD drive block or turn off power to both the blocks simultaneously.

Electrical Characteristics at Ta = $25\pm2^{\circ}$ C, V_{SS} = 0 V, V_{DD} = 5 V \pm 10%

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|-------------------------------|--------------------|--|-----------------------|-----|-----|------|
| Input high-level current | I _{IH} | V _{IN} = V _{DD} ; LOAD, CP, CDR (CDL), R/L, DI1 to DI4, M, DISP OFF | | | 1 | μA |
| Input low-level current | IIL | V _{IN} = V _{SS} ; LOAD, CP, CDR (CDL), R/L, DI1 to DI4, M, DISP OFF | -1 | | | μΑ |
| Output high-level voltage | V _{OH} | I _{OH} = -400 μA; CDL (CDR) | V _{DD} - 0.4 | | | V |
| Output low-level voltage | V _{OL} | I _{OL} = 400 μA; CDL (CDR) | | | 0.4 | V |
| | R _{ON} 1 | $V_{DD} - V_{EE} = 30 \text{ V}, V_{DE} - V_O = 0.5 \text{ V}^{*4};$ O1 to O80 | | 1.5 | 3.0 | kΩ |
| Driver on resistor | R _{ON} 2 | $V_{DD} - V_{EE} = 20 \text{ V}, V_{DE} - V_O = 0.5 \text{ V}^{*4};$ O1 to O80 | | 2.0 | 3.5 | kΩ |
| Standby current dissipation | I _{ST} | CDR (CDL) = V_{DD} , $V_{DD} - V_{EE}$ = 30 V CP = 3.0 MHz, no-load output: V_{SS} | | | 200 | μA |
| | I _{SS} *5 | V _{DD} – V _{EE} = 30 V, CP = 3 MHz, LOAD = 14 kHz, M = 35 Hz; V _{SS} | | | 4.0 | mA |
| Operation current dissipation | I _{SS} *6 | V _{DD} – V _{EE} = 30 V, CP = 3 MHz, LOAD = 14 kHz, M = 35 Hz; V _{EE} | | | 0.1 | mA |
| Input capacity | Cl | f = 3.0 MHz; CP | | 5 | | pF |


Note: 4. $V_{DE} = V1$ or V3 or V4 or V_{EE} , V1 = V_{DD} , V3 = 15/17 (V_{DD} - V_{EE}), V4 = 2/17 (V_{DD} - V_{EE})

5. I_{SS} current flows from V_{DD} to V_{SS} . 6. I_{EE} current flows from V_{DD} to V_{EE} .


Switching Characteristics at Ta = 25 \pm 2°C, V_{SS} = 0 V, V_{DD} = 5 V \pm 10%

| Parameter | Symbol | Conditions | min | typ | max | Unit |
|-------------------|----------------|-------------------------|-----|-----|-----|------|
| Output delay time | t _D | Load = 15 pF; CDR (CDL) | | | 200 | ns |

LC79400D




Equivalent Circuit Block Diagram




LC79400D


| Pin No | Pin name | Input/Output | Functions | | | | | | |
|------------------|-----------------|--------------|---|--|-------------|-------------|---|--|--|
| 90 | V _{DD} | | V _{DD} and V _{SS} : Power supply for logic section | | | | | | |
| 92 | V _{SS} | Power supply | | | | | | | |
| 83 | V _{EE} | | V_{DD} and V_{EE} : Power supply for LCD drive circuit | | | | | | |
| 86 | V1 | | LCD drive level power supply | | | | | | |
| 85 | V3 | Power supply | V1 and V_{EE} : Select level | | | | | | |
| 84 | V4 | | V3 and V4 : Nonselect level | | | | | | |
| 97 | СР | Input | Display data shift clock (triggering on the trailing edge) | | | | | | |
| 81 | CDR | Input/Output | Chip disable pin | | | | | | |
| 100 | CDL | Input/Output | H level : Data not accepted | | | | | | |
| | | 1 | L level : Data accepted | | | | | | |
| | | | Pin Name | Input/Outp | | | Pin Description | | |
| | | | CDR | Input | L | Control inp | ut pin for the IC's internal disable F/ | | |
| | | | CDL | Output | | | n of the IC's internal disable F | | |
| | | | | Calput | | Connects | to the next stage CDR pin wh shing a cascade connection. | | |
| | | | | | | | | | |
| | | | CDL | Input | Н | | n of the IC's internal disable F/ | | |
| | | | CDR | Output | | Connects | n of the IC's internal disable F, to the next stage CDL pin wh ig a cascade connection. | | |
| 99 | LOAD | Input | Display data latch clock (triggering on the trailing edge). On the trail edge, output levels switch in response to the particular combination display data, M and DISP OFF signals. | | | | | | |
| 93 | DI4 | Input | R/L Input data and latch address | | | | | | |
| 94 | DI3 | | | | | | | | |
| 95 DI2 96 DI1 | | | | | | | | | |
| | | | н | 01 02 7 01 01 01 01 01 01 01 01 01 01 | · 7 | | 077 078 079 • • • • • • • • • • • • • • • • • • • | | |
| | | | | | | | | | |
| 88 | М | Input | LCD drive output alternating signal | | | | | | |
| 91 | R/L | Input | Input pin which performs input/output switching for CDR and CDL pins a directional shift for 4-bit parallel input data. | | | | | | |
| 1 | 01 | Output | LCD drive | output | | | | | |
| 2 | 02 | | | | | | | | |
| | | | | | | | d DISP OFF signal can be | | |
| | | | | | as shown be | | ٦ | | |
| 70 | 070 | | M | Q | DISP OFF | Output | _ | | |
| 79 00 | 079 | | L | L | Н | V3 | _ | | |
| 80 | O80 | | L | Н | Н | V1 | 4 | | |
| | | | Н | L | Н | V4 | *Don't care | | |
| | | | Н | Н | Н | V_{EE} | (To be set to either "H" or " | | |
| | | | * | * | L | V1 | | | |








LC79400D






A00975

LC79400D



Sample Application





- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.