



2.5V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER

IDTCSPT857/A

FEATURES:

- Optimized for clock distribution in DDR (Double Data Rate) SDRAM applications
- Operating frequency: 60MHz to 200MHz
- Standard speed: PC1600 (DDR200), PC2100 (DDR266)
- A speed: PC1600 (DDR200), PC2100 (DDR266), PC2700 (DDR333)
- 1 to 10 differential clock distribution
- Very low skew (<100ps)
- Very low jitter (<75ps)
- 2.5V AV_{DD} and 2.5V V_{DDQ}
- CMOS control signal input
- Test mode enables buffers while disabling PLL
- Low current power-down mode
- Tolerant of Spread Spectrum input clock
- Available in 48-pin TSSOP and 56-pin VFBGA packages


DESCRIPTION:

The CSPT857 is a PLL based clock driver that acts as a zero delay buffer to distribute one differential clock input pair(CLK, \overline{CLK}) to 10 differential output pairs($Y[0:9]$, $\overline{Y[0:9]}$) and one differential pair of feedback clock output(FBOUT, \overline{FBOUT}). External feedback pins(FBIN, \overline{FBIN}) for synchronization of the outputs to the input reference is provided. A CMOS Enable/Disable pin is available for low power disable. When the output frequency falls below approximately 20MHz, the device will enter power down mode. In this mode, the receivers are disabled, the PLL is turned off, and the output clock drivers are tristated, resulting in a current consumption device of less than 200 μ A.

The CSPT857 requires no external components and has been optimised for very low I/O phase error, skew, and jitter, while maintaining frequency and duty cycle over the operating voltage and temperature range. The CSPT857, designed for use in both module assemblies and system motherboard based solutions, provides an optimum high-performance clock source.

The CSPT857 is only available in Industrial Temperature Range (-40°C to +85°C), and CSPT857A is only available in Commercial Temperature Range (0°C to +70°C). See Ordering Information for details.

FUNCTIONAL BLOCK DIAGRAM






PIN CONFIGURATIONS

6	Y5	$\overline{Y_6}$	GND	Y7	$\overline{\text{PWR DWN}}$	FBIN	VDDQ	FBOUT	$\overline{Y_8}$	Y9
5	$\overline{Y_5}$	Y6	GND	$\overline{Y_7}$	VDDQ	$\overline{\text{FBIN}}$	$\overline{\text{FBOUT}}$	GND	Y8	$\overline{Y_9}$
4	GND	VDDQ	NC	NC			NC	NC	VDDQ	GND
3	GND	VDDQ	NC	NC			NC	NC	VDDQ	GND
2	$\overline{Y_0}$	Y1	GND	$\overline{Y_2}$	VDDQ	$\overline{\text{CLK}}$	AVDD	GND	Y3	$\overline{Y_4}$
1	Y0	$\overline{Y_1}$	GND	Y2	VDDQ	CLK	VDDQ	AGND	$\overline{Y_3}$	Y4
	A	B	C	D	E	F	G	H	J	K

VFBGA
TOP VIEW

56 BALL VFBGA PACKAGE LAYOUT



PIN CONFIGURATION

GND	1	48	GND
\bar{Y}_0	2	47	\bar{Y}_5
Y_0	3	46	Y_5
V _{DDQ}	4	45	V _{DDQ}
Y_1	5	44	Y_6
\bar{Y}_1	6	43	\bar{Y}_6
GND	7	42	GND
GND	8	41	GND
\bar{Y}_2	9	40	\bar{Y}_7
Y_2	10	39	Y_7
V _{DDQ}	11	38	V _{DDQ}
V _{DDQ}	12	37	PWRDWN
CLK	13	36	FBIN
CLK	14	35	FBIN
V _{DDQ}	15	34	V _{DDQ}
A _{VDD}	16	33	FBOUT
AGND	17	32	FBOUT
GND	18	31	GND
\bar{Y}_3	19	30	\bar{Y}_8
Y_3	20	29	Y_8
V _{DDQ}	21	28	V _{DDQ}
Y_4	22	27	Y_9
\bar{Y}_4	23	26	\bar{Y}_9
GND	24	25	GND

TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max	Unit
V _{DDO} , A _{VDD}	Supply Voltage Range	-0.5 to +3.6	V
V _I ⁽²⁾	Input Voltage Range	-0.5 to V _{DDO} + 0.5	V
V _O ⁽²⁾	Voltage range applied to any output in the high or low state	-0.5 to V _{DDO} + 0.5	V
I _{IK} (V _I < 0)	Input Clamp Current	-50	mA
I _{OK} (V _O < 0 or V _O > V _{DDO})	Output Clamp Current	±50	mA
I _O (V _O = 0 to V _{DDO})	Continuous Output Current	±50	mA
V _{DDO} or GND	Continuous Current	±100	mA
T _{STG}	Storage Temperature Range	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

CAPACITANCE⁽¹⁾

Parameter	Description	Min.	Typ.	Max.	Unit
C _{IN}	Input Capacitance V _I = V _{DDQ} or GND	2.5	—	3.5	pF
C _{I(Δ)}	Delta Input Capacitance V _I = V _{DDQ} or GND	-0.25	—	0.25	pF
C _L	Load Capacitance	—	14	—	pF

NOTE:

- Unused inputs must be held high or low to prevent them from floating.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	CSPT857			CSPT857A			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
A _{VDD}	Supply Voltage	—	V _{DDQ}	—	V _{DDQ} - 0.12	V _{DDQ}	2.7	V
V _{DDQ}	I/O Supply Voltage	2.3	2.5	2.7	2.3	2.5	2.7	V
T _A	Operating Free-Air Temperature	-40	—	+85	0	—	+70	°C

PIN DESCRIPTION (TSSOP)

Pin Name	Pin Number	Description
AGND	17	Ground for 2.5V analog supply
AV _{DD}	16	2.5V analog supply
CLK, $\overline{\text{CLK}}$	13, 14	Differential clock input
$\overline{\text{FBIN}}, \text{FBIN}$	35, 36	Feedback differential clock input
$\overline{\text{FBOUT}}, \text{FBOUT}$	32, 33	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48	Ground
$\overline{\text{PWRDWN}}$	37	Output enable for Y and \overline{Y}
V _{DDQ}	4, 11, 12, 15, 21, 28, 34, 38, 45	2.5V supply
Y _[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	Buffered output of input clock, CLK
$\overline{Y}_{[0:9]}$	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	Buffered output of input clock, $\overline{\text{CLK}}$

PIN DESCRIPTION (VFBGA)

Pin Name	Pin Number	Description
AGND	H1	Ground for 2.5V analog supply
AV _{DD}	G2	2.5V analog supply
CLK, $\overline{\text{CLK}}$	F1, F2	Differential clock input
$\overline{\text{FBIN}}, \text{FBIN}$	F5, F6	Feedback differential clock input
$\overline{\text{FBOUT}}, \text{FBOUT}$	H6, G5	Feedback differential clock output
GND	A3, A4, C1, C2, C5, C6, H2, H5, K3, K4	Ground
$\overline{\text{PWRDWN}}$	E6	Output enable for Y and \overline{Y}
V _{DDQ}	B3, B4, E1, E2, E5, G1, G6, J3, J4	2.5V supply
Y _[0:9]	A1, A6, B2, B5, D1, D6, J2, J5, K1, K6	Buffered output of input clock, CLK
$\overline{Y}_{[0:9]}$	A2, A5, B1, B6, D2, D5, J1, J6, K2, K5	Buffered output of input clock, $\overline{\text{CLK}}$

FUNCTION TABLE⁽¹⁾

INPUTS				OUTPUTS				
AV _{DD}	$\overline{\text{PWRDWN}}$	CLK	$\overline{\text{CLK}}$	Y	\overline{Y}	FBOUT	$\overline{\text{FBOUT}}$	PLL
GND	H	L	H	L	H	L	H	Bypassed/OFF
GND	H	H	L	H	L	H	L	Bypassed/OFF
X	L	L	H	Z	Z	Z	Z	OFF
X	L	H	L	Z	Z	Z	Z	OFF
2.5V(nom)	H	L	H	L	H	L	H	ON
2.5V(nom)	H	H	L	H	L	H	L	ON
2.5V(nom) ⁽²⁾	X	<20MHz	<20MHz	Z	Z	Z	Z	OFF

NOTES:

1. H = HIGH Voltage Level
 L = LOW Voltage Level
 Z = High-Impedance OFF-State
 X = Don't Care
2. Additional feature that senses when the clock input is less than approximately 20MHz and places the part in sleep mode. Receiver inputs and PLL are turned off and outputs = tristate.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{IK}	Input Clamp Voltage (All Inputs)	$V_{DDQ} = 2.3\text{V}$, $I_I = -18\text{mA}$	—	—	-1.2	V
$V_{IL(\text{dc})}$	Static Input LOW Voltage	$\overline{\text{PWRDWN}}$	-0.3	—	0.7	V
$V_{IH(\text{dc})}$	Static Input HIGH Voltage	$\overline{\text{PWRDWN}}$	1.7	—	$V_{DDQ} + 0.3$	
$V_{IL(\text{ac})}$	Dynamic Input LOW Voltage	$\text{CLK}, \overline{\text{CLK}}, \text{FBIN}, \overline{\text{FBIN}}$	—	—	0.7	V
$V_{IH(\text{ac})}$	Dynamic Input HIGH Voltage	$\text{CLK}, \overline{\text{CLK}}, \text{FBIN}, \overline{\text{FBIN}}$	1.7	—	V_{DDQ}	
V_{OL}	Output LOW Voltage	$\text{AVDD}/V_{DDQ} = \text{Min.}$, $I_{OL} = 100\mu\text{A}$	—	—	0.1	V
		$\text{AVDD}/V_{DDQ} = \text{Min.}$, $I_{OL} = 12\text{mA}$	—	—	0.6	
V_{OH}	Output HIGH Voltage	$\text{AVDD}/V_{DDQ} = \text{Min.}$, $I_{OH} = -100\mu\text{A}$	$V_{DDQ} - 0.1$	—	—	V
		$\text{AVDD}/V_{DDQ} = \text{Min.}$, $I_{OH} = -12\text{mA}$	1.7	—	—	
V_{IX}	Input Differential Cross Voltage		$V_{DDQ}/2 - 0.2$	—	$V_{DDQ}/2 + 0.2$	V
$V_{ID(\text{DC})}^{(1)}$	DC Input Differential Voltage		0.36	—	$V_{DDQ} + 0.6$	V
$V_{ID(\text{AC})}^{(1)}$	AC Input Differential Voltage		0.7	—	$V_{DDQ} + 0.6$	V
I_{IN}	Input Current	$V_{DDQ} = 2.7\text{V}$, $V_I = 0\text{V}$ to 2.7V	—	—	± 10	μA
I_{DDPD}	Power-Down Current on V_{DDQ} and AVDD	$\text{AVDD}/V_{DDQ} = \text{Max.}$, $\text{CLK} = 0\text{MHz}$ or $\overline{\text{PWRDWN}} = L$	—	100	200	μA
I_{DDQ}	Dynamic Power Supply Current on V_{DDQ}	$\text{AVDD}/V_{DDQ} = \text{Max.}$, $\text{CLK} = 200\text{MHz}$, $120\Omega/14\text{pF}$	—	320	360	mA
		$\text{AVDD}/V_{DDQ} = \text{Max.}$, $\text{CLK} = 170\text{MHz}$, $120\Omega/14\text{pF}$	—	250	300	
I_{ADD}	Dynamic Power Supply Current on AVDD	$\text{AVDD}/V_{DDQ} = \text{Max.}$, $\text{CLK} = 170\text{MHz}$	—	—	12	mA

NOTE:

1. V_{ID} is the magnitude of the difference between the input level on CLK and the input level on $\overline{\text{CLK}}$.

TIMING REQUIREMENTS

Symbol	Parameter	Min.	Max.	Unit
f _{CLK}	Operating Clock Frequency ^(1,2)	60	200	MHz
	Application Clock Frequency ^(1,3)	60	200	MHz
t _{DC}	Input Clock Duty Cycle	40	60	%
t _L	Stabilization Time ⁽⁴⁾	—	100	μs

NOTES:

1. The PLL will track a spread spectrum clock input.
2. Operating clock frequency is the range over which the PLL will lock, but may not meet all timing specifications.
3. Application clock frequency is the range over which timing specifications apply.
4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.

SWITCHING CHARACTERISTICS

Symbol	Description	Test Conditions	CSPT857			CSPT857A			Unit
			Min.	Typ. ⁽¹⁾	Max.	Min.	Typ. ⁽¹⁾	Max.	
t _{PLH⁽¹⁾}	LOW to HIGH Level Propagation Delay Time	Test mode, CLK to any output		4.5			4.5		ns
t _{PHL⁽¹⁾}	HIGH to LOW Level Propagation Delay Time	Test mode, CLK to any output		4.5			4.5		ns
t _{JIT(PER)}	Jitter (period), see figure 6	66MHz	-90		90	-90		90	ps
		100/ 133/ 167/ 200 MHz	-75		75	-75		75	
t _{JIT(CC)}	Jitter (cycle-to-cycle), see figure 3	66MHz	-180		180	-180		180	ps
		100/ 133/ 167/ 200 MHz	-75		75	-75		75	
t _{JIT(HPER)}	Half-Period Jitter, see figure 7	66MHz	-160		160	-160		160	ps
		100/ 133/ 167/ 200 MHz	-100		100	-100		100	
t _{SLR(0)}	Output Clock Slew Rate (Single-Ended)	100/ 133/ 167/ 200 MHz (20% to 80%)	1		2	1		2	V/ns
t _{SLR(i)}	Input Clock Slew Rate		1		4	1		4	V/ns
t _(φ)	Static Phase Offset, see figure 4 ^(2,3)	66/ 100/ 133/ 167/ 200 MHz	-100		100	-50		50	ps
t _{SK(0)}	Output Skew, see figure 5				75			75	ps
t _{R, t_F}	Output Rise and Fall Times (20% to 80%)	Load: 120Ω / 14pF	650		900	650		900	ps
V _{Ox⁽⁵⁾}	Output Differential Voltage	Differential outputs are terminated with 120Ω	V _{DDO} /2 -0.2		V _{DDO} /2 +0.2	V _{DDO} /2 -0.15		V _{DDO} /2 +0.15	V

The PLL on the CSPT857 will meet all the above test parameters while supporting SSC synthesizers⁽⁴⁾ with the following parameters:

SSC	Modulation Frequency	—	30	—	50	30	—	50	KHz
SSC	Clock Input Frequency Deviation	—	0	—	-0.5	0	—	-0.5	%
f _{3dB}	PLL Loop Bandwidth	—	—	5	—	—	5	—	MHz

NOTES:

1. Refers to transition of non-inverting output.
2. Static phase offset does not include jitter.
3. t_(φ) is measured with input clock slew rate t_{SLR(i)} = 2V/ns and an input differential voltage V_{ID} of 1.75V.
4. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.
5. Vox is specified at the SDRAM clock input or test load.

TEST CIRCUIT AND SWITCHING WAVEFORMS




Figure 1. Output Load






Figure 2. Output Load Test Circuit

TEST CIRCUIT AND SWITCHING WAVEFORMS



$$t_{\text{jit(cc)}} = t_{\text{cycle } n} - t_{\text{cycle } n+1}$$

Figure 3. Cycle-to-Cycle jitter



$$t_{(\phi)} = \frac{\sum_{n=1}^{N} t_{(\phi)n}}{N} \quad (N \text{ is a large number of samples})$$

Figure 4. Static Phase Offset






Figure 5. Output Skew

TEST CIRCUIT AND SWITCHING WAVEFORMS



$$t_{jit(per)} = t_{cycle\ n} - \frac{1}{f_0}$$

Figure 6. Period jitter



$$t_{jit(hper)} = t_{half\ period\ n} - \frac{1}{2*f_0}$$

Figure 7. Half-Period jitter

TEST CIRCUIT AND SWITCHING WAVEFORMS



Figure 8. Input and Output Slew Rates

APPLICATION INFORMATION

Clock Structure	# of SDRAM Loads per Clock	Clock Loading on the PLL outputs (pF)	
		Min.	Max.
#1	2	4	7
#2	4	8	14

APPLICATION INFORMATION




Figure 9. Clock Structure 1




Figure 10. Clock Structure 2

NOTE:

1. Memory module vendors may need to adjust the feedback capacitive load in order to meet DDR SDRAM registered DIMM timing requirements.

ORDERING INFORMATION

IDTCSPT	XXXXX	XX	X		
Device Type	Package	Process			
			Blank	0°C to +70°C (Commercial, A speed only)	
			I	-40°C to +85°C (Industrial, Std. speed only)	
			PA	Thin Shrink Small Outline Package	
			BV	Very Fine Pitch Ball Grid Array	
		857		2.5V PLL Differential 1:10 SDRAM Clock Driver	
		857A			



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459