查询74LVC157ADB供应

DATA SHEET

74LVC157A

Quad 2-input multiplexer

Product specification
Supercedes data of 1997 Nov 07
IC24 Data Handbook

1998 Jul 29







Quad 2-input multiplexer

74LVC157A

FEATURES

- Wide supply voltage range of 1.2 to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- CMOS lower power consumption
- Direct interface with TTL levels
- 5 Volt tolerant inputs, for interfacing with 5 Volt logic

DESCRIPTION

The 74LVC157A is a high-performance, low-power, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC157A is a quad 2-input multiplexer which select 4 bits of data from two sources under the control of a common data select

input (S). The four outputs present the selected data in the true (non-inverted) form. The enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions. Moving the data from two groups of registers to four common output buses is a common use of the 74LV157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator.

The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

The 74LVC157A is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay nl ₀ , nl ₁ , to nY E to nY S to nY	C _L = 50 pF; V _{CC} = 3.3 V	3.1 3.0 3.3	ns
C _I	Input capacitance		5.0	pF
C _{PD}	Power dissipation capacitance per gate	$V_I = GND \text{ to } V_{CC}^1$	33	pF

NOTES:


- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

 - $$\begin{split} P_D &= C_{PD} \times V_{CC}{}^2 \times f_i + \Sigma \left(C_L \times V_{CC}{}^2 \times f_0 \right) \text{ where:} \\ f_i &= \text{input frequency in MHz; } C_L = \text{output load capacitance in pF;} \end{split}$$
 - f_o = output frequency in MHz; V_{CC} = supply voltage in V;
 - $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic SO	-40°C to +85°C	74LVC157A D	74LVC157A D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC157A DB	74LVC157A DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC157A PW	74LVC157APW DH	SOT403-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	S	Common data select input
2, 5, 11, 14	1l ₀ to 4l ₀	Data inputs from sources 0
3, 6, 10, 13	1l ₁ to 4l ₁	Data inputs from sources 1
4, 7, 9, 12	1Y to 4Y	Multiplexer outputs
8	GND	Ground (0 V)
15 <u>E</u>		Enable input (active LOW)
16	V _{CC}	Positive supply voltage


Quad 2-input multiplexer

74LVC157A


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM




FUNCTION TABLE

	INP	UTS		OUTPUTS
Ē	S	nY		
Н	Х	Х	Х	L
L	L	L	Х	L
L	L	Н	Х	Н
L	Н	Х	L	L
L	Н	Х	Н	Н

NOTES:

H = HIGH voltage level
L = LOW voltage level
X = don't care

LOGIC DIAGRAM



Quad 2-input multiplexer

74LVC157A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	UNIT	
STWIBUL	PARAMETER	CONDITIONS	MIN	MAX	UNII
V	DC supply voltage (for max. speed performance)		2.7	3.6	V
V _{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	l v
VI	DC input voltage range		0	5.5	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
Vcc	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V _I < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
I _{OK}	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
Vo	DC output voltage	Note 2	-0.5 to V _{CC} +0.5	V
Io	DC output diode current	$V_O = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		–65 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

Quad 2-input multiplexer

74LVC157A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

			L	IMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	+85°C	UNIT		
			MIN	TYP ¹	MAX]	
V	HIGH level Input voltage	V _{CC} = 1.2V	V _{CC}			V	
V _{IH}	HIGH level input voltage	V _{CC} = 2.7 to 3.6V	2.0]	
\/	LOW level Input voltage	V _{CC} = 1.2V			GND	V	
V_{IL}	LOW level input voltage	V _{CC} = 2.7 to 3.6V			0.8]	
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} -0.5				
\/	HIGH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V _{CC} -0.2	V _{CC}		\ _\	
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}, I_O = -18\text{mA}$	V _{CC} -0.6			1 °	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} -0.8				
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.40		
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	V	
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 24mA$			0.55	1	
t _l	Input leakage current	V _{CC} = 3.6V; V _I = 5.5V or GND		±0.1	±5	μΑ	
Icc	Quiescent supply current	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μА	
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$		5	500	μА	

NOTE:

AC CHARACTERISTICS

GND = 0 V; t_{r} = $t_{f} \leq \,$ 2.5 ns; C_{L} = 50 pF; R_{L} = $500\Omega;$ T_{amb} = $-40^{\circ}C$ to +85°C

				LIMITS							
SYMBOL	PARAMETER	WAVEFORM	V _{CC}	= 3.3V ±0).3V	V _{CC} =	2.7V	V _{CC} = 1.2V	UNIT		
			MIN	TYP ¹	MAX	MIN	MAX	TYP			
t _{PHL} /t _{PLH}	Propagation delay nl ₀ to nY; nl ₁ to nY	Figure 2, 3	1.5	3.1	5.7	1.5	6.7	12	ns		
t _{PHL} /t _{PLH}	Propagation delay E to nY	Figure 1, 3	1.5	3.0	6.3	1.5	7.3	11	ns		
t _{PHL} /t _{PLH}	Propagation delay Figure 2. S to nY		1.5	3.3	6.8	1.5	7.8	13	ns		

NOTE:

^{1.} All typical values are measured at V_{CC} = 3.3V and T_{amb} = 25°C.

^{1.} These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Quad 2-input multiplexer

74LVC157A

AC WAVEFORMS

$$\begin{split} &V_{M} = 0.5 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \\ &V_{M} = 1.5 \text{ V at } V_{CC} \geq 2.7 \text{ V} \\ &V_{X} = V_{OL} + 0.3 \text{ V at } V_{CC} \geq 2.7 \text{ V} \\ &V_{X} = V_{OL} + 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \\ &V_{Y} = V_{OH} - 0.3 \text{ V at } V_{CC} \geq 2.7 \text{ V} \\ &V_{Y} = V_{OH} - 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \end{split}$$

 $\ensuremath{\text{V}_{\text{OL}}}$ and $\ensuremath{\text{V}_{\text{OH}}}$ are the typical output voltage drop that occur with the output load.




Figure 1. Enable input (E) to output (nY) propagation delays.




Figure 2. Data inputs (nl₀, nl₁) and common data select input (S) to output (nY) propagation delays.

TEST CIRCUIT





Figure 3. Load circuitry for switching times.

Quad 2-input multiplexer

74LVC157A

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE	
SOT109-1	076E07S	MS-012AC				95-01-23 97-05-22	

Quad 2-input multiplexer

74LVC157A

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT338-1		MO-150AC			94-01-14 95-02-04


Quad 2-input multiplexer


74LVC157A


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm


SOT403-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	O	D ⁽¹⁾	E ⁽²⁾	Φ	HE	٦	Lp	Ø	٧	v	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE	
SOT403-1		MO-153				-94-07-12 95-04-04	

Quad 2-input multiplexer

74LVC157A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Philips

Samiconductors

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

PHILIPS

Date of release: 08-98

Document order number:

9297-750-04495

Let's make things better.



