



Integrated Device Technology, Inc.

HIGH-PERFORMANCE CMOS BUFFERS

IDT54/74FCT827A
IDT54/74FCT827B
IDT54/74FCT827C

FEATURES:

- Faster than AMD's Am29827 series
- Equivalent to AMD's Am29827 bipolar buffers in pinout/ function, speed and output drive over full temperature and voltage supply extremes
- IDT54/74FCT827A equivalent to FAST™
- **IDT54/74FCT827B 35% faster than FAST**
- **IDT54/74FCT827C 45% faster than FAST**
- $I_{OL} = 48\text{mA}$ (commercial), and 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels (1mW typ. static)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ($5\mu\text{A}$ max.)
- Product available in Radiation Tolerant and Radiation Enhanced versions
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54/74FCT800 series is built using an advanced dual metal CMOS technology.

The IDT54/74FCT827A/B/C 10-bit bus drivers provide high-performance bus interface buffering for wide data/ address paths or buses carrying parity. The 10-bit buffers have NAND-ed output enables for maximum control flexibility.

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in high-impedance state.

FUNCTIONAL BLOCK DIAGRAM



2609 drw 01

PRODUCT SELECTOR GUIDE

10-Bit Buffer	
Non-inverting	IDT54/74FCT827A/B/C

2609 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a trademark of National Semiconductor Co.


MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1992

PIN CONFIGURATIONS


OE1	1	Vcc
D0	2	Y0
D1	3	Y1
D2	4	P24-1
D3	5	D24-1
D4	6	E24-1
D5	7	&
D6	8	SO24-2
D7	9	16
D8	10	15
D9	11	14
GND	12	OE2

2609 drw 02



2609 drw 03

LOGIC SYMBOL



2609 drw 04

DIP/CERPACK/SOIC
TOP VIEW

LCC
TOP VIEW

PIN DESCRIPTION

Name	I/O	Description
\overline{OE}_1	I	When both are LOW, the outputs are enabled. When either one or both are HIGH, the outputs are High Z.
DI	I	10-bit data input.
YI	O	10-bit data output.

2609 tbl 02

FUNCTION TABLE⁽¹⁾

\overline{OE}_1	\overline{OE}_2	DI	YI	Function	
				L	H
L	L	L	L	Transparent	
L	L	H	H		
H	X	X	Z	Three-State	
X	H	X	Z		

NOTE:

1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

2609 tbl 03

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc	-0.5 to Vcc	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	0.5	0.5	W
IOUT	DC Output Current	120	120	mA

NOTES:

2609 tbl 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- Input and VCC terminals only.
- Outputs and I/O terminals only.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
COUT	Output Capacitance	VOUT = 0V	8	12	pF

NOTE:

2609 tbl 05

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: VLC = 0.2V; VHC = VCC – 0.2V

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 5%; Military: TA = –55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IIH	Input HIGH Current	VCC = Max.	VI = VCC	—	—	5	μA
			VI = 2.7V	—	—	5 ⁽⁴⁾	
			VI = 0.5V	—	—	–5 ⁽⁴⁾	
			VI = GND	—	—	–5	
IOLH	Off State (High Impedance) Output Current	VCC = Max.	VO = VCC	—	—	10	μA
			VO = 2.7V	—	—	10 ⁽⁴⁾	
			VO = 0.5V	—	—	–10 ⁽⁴⁾	
			VO = GND	—	—	–10	
VIK	Clamp Diode Voltage	VCC = Min., IN = –18mA		—	–0.7	–1.2	V
Ios	Short Circuit Current	VCC = Max. ⁽³⁾ , VO = GND		–75	–120	—	mA
VOH	Output HIGH Voltage	VCC = 3V, VIN = VLC or VHC, IOH = –32μA	VHC	VCC	—	—	V
		VCC = Min. VIN = VIH or VIL	IOH = –300μA	VHC	VCC	—	
			IOH = –15mA MIL.	2.4	4.3	—	
			IOH = –24mA COM'L.	2.4	4.3	—	
VOI	Output LOW Voltage	VCC = 3V, VIN = VLC or VHC, IOL = 300μA	—	GND	VLC	—	V
		VCC = Min. VIN = VIH or VIL	IOL = 300μA	—	GND	VLC ⁽⁴⁾	
			IOL = 32mA MIL.	—	0.3	0.5	
			IOL = 48mA COM'L.	—	0.3	0.5	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

2609 tbl 06

POWER SUPPLY CHARACTERISTICS VLC = 0.2V; VHC = VCC – 0.2V

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} ≥ V _{HC} ; V _{IN} ≤ VLC		—	0.2	1.5	mA
ΔI _{CC}	Quiescent Power Supply Current TTL Inputs HIGH	V _{CC} = Max. V _{IN} = 3.4V ⁽³⁾		—	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open $\overline{OE}_1 = \overline{OE}_2 = GND$ One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ VLC	—	0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _i = 10MHz 50% Duty Cycle $\overline{OE}_1 = \overline{OE}_2 = GND$ One Bit Toggling	V _{IN} ≥ V _{HC} V _{IN} ≤ VLC (FCT)	—	1.7	4.0	mA
		V _{IN} = 3.4V V _{IN} = GND	—	2.0	5.0		
		V _{IN} ≥ V _{HC} V _{IN} ≤ VLC (FCT)	—	3.2	6.5 ⁽⁵⁾		
		V _{IN} = 3.4V V _{IN} = GND	—	5.2	14.5 ⁽⁵⁾		

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

I_C = I_{CC} + ΔI_{CC} D_H N_T + I_{CCD} (f_C/2 + f_i N_i)

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_C = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

2609 tbl 07

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Parameter	Description	Conditions ⁽¹⁾	IDT54/74FCT827A				IDT54/74FCT827B				IDT54/74FCT827C				Unit	
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.			
			Min. ⁽²⁾	Max.												
tPLH tPHL	Propagation Delay D _I to Y _I	C _L = 50pF R _L = 500Ω	1.5	8.0	1.5	9.0	1.5	5.0	1.5	6.5	1.5	4.4	1.5	5.0	ns	
		C _L = 300pF ⁽³⁾ R _L = 500Ω	1.5	15.0	1.5	17.0	1.5	13.0	1.5	14.0	1.5	10.0	1.5	11.0		
tPZH tPZL	Output Enable Time O _{EI} to Y _I	C _L = 50pF R _L = 500Ω	1.5	12.0	1.5	13.0	1.5	8.0	1.5	9.0	1.5	7.0	1.5	8.0	ns	
		C _L = 300pF ⁽³⁾ R _L = 500Ω	1.5	23.0	1.5	25.0	1.5	15.0	1.5	16.0	1.5	14.0	1.5	15.0		
tPHZ tPLZ	Output Disable Time O _{EI} to Y _I	C _L = 5pF ⁽³⁾ R _L = 500Ω	1.5	9.0	1.5	9.0	1.5	6.0	1.5	7.0	1.5	5.7	1.5	6.7	ns	
		C _L = 50pF R _L = 500Ω	1.5	10.0	1.5	10.0	1.5	7.0	1.5	8.0	1.5	6.0	1.5	7.0		


NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. These parameters are guaranteed but not tested.

2609 tbl 08

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


DEFINITIONS:

2609 tbl 09


C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{out} of the Pulse Generator.


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

2609 drw 11

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate ≤ 1.0 MHz; $Z_0 \leq 50\Omega$; $t_f \leq 2.5$ ns; $t_r \leq 2.5$ ns.

ORDERING INFORMATION



2609 cnv* 10