#### 查询SN75LV4737A供应商

### <u>捷多邦,专业PCB打样工厂,24小时加急</u>资利75LV4737A 3.3-V/5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER

- Single-Chip and Single-Supply Interface for IBM PC/AT™ Serial Port
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.11 Standards
- Operates With 3.3-V or 5-V Supplies
- One Receiver Remains Active During Standby (Wake-up Mode)
- Designed to Operate at 128 kbit/s Over a 3-m Cable
- Low Standby Current . . . 5 μA Max
- ESD Protection on RS-232 Pins Meets or Exceeds 4 kV (HBM) and 1.5 kV (HBM) on All Pins Per MIL-STD-883, Method 3015
- External Capacitors ... 0.1 μF (V<sub>CC</sub> = 3.3 V ... Five External Capacitors) (V<sub>CC</sub> = 5 V ... Four External Capacitors)
- Accepts 5-V Logic Input With 3.3-V Supply
- Applications
  - RS-232 Interface
  - Battery-Powered Systems, PDAs
  - Notebook, Laptop, and Palmtop PCs
  - External Modems and Hand-Held
    Terminals
- Packaged in Shrink Small-Outline Package

### description

The SN75LV4737A<sup>‡</sup> consists of three line drivers, five line receivers, and a charge-pump circuit. It provides the electrical interface between an asynchronous communication controller and the serial-port connector, and meets the requirements of TIA/EIA-232-F. This combination of drivers and receivers matches those needed for the typical serial port used in an IBM PC/AT or compatibles. The charge pump and five small external capacitors allow operation from a single 3.3-V supply, and four capacitors allow operation from a 5-V supply.

The device has flexible control options for power management when the serial port is inactive. A common disable for all of the drivers and receivers is provided with the active-high STBY input. The active-low EN input is an enable for one receiver to implement a wake-up feature for the serial port. All the logic inputs can accept signals from controllers operating from a 5-V supply, even though the SN75LV4737A is operating from 3.3 V.

The SN75LV4737A is characterized for operation over the temperature range of 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

‡ Patent-pending design

BIPart PC/AT are trademarks of International Business Machines Corporation.



	B PACK (TOP VI		_
VDD ( C2+ ( Vcc ( C2- ( EN ( DIN1 ( DIN2 ( DIN3 ( ROUT1 ( ROUT2 ( ROUT3 ( ROUT4 ( ROUT5 (	1 2 3 4 5 6 7 8 9 10 11 12 13 14	28 27 26 25 24 23 22 21 20 19 18 17 16 15	C3+ GND C3- V <sub>SS</sub> C1- STBY DOUT1 DOUT2 DOUT3 RIN1 RIN2 RIN3 RIN4 RIN5
+	10.00		

The DB package is only available in left-ended tape and reel (order part number SN75LV4737ADBR).

SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000

### **Function Tables**

#### EACH DRIVER

INP	UTS	OUTPUT
DIN	STBY	DOUT
Х	Н	Z
L	L	Н
н	L	L
Open	L	L
H – hiał	n level l	- low level


H = high level, L = low level, X = irrelevant, Z = high impedance

#### EACH RECEIVER

INPUTS				OUTPUTS				
STBY	EN	RIN5	RIN1-RIN4	ROUT5	ROUT1-ROUT4			
н	Н	Х	Х	Z	Z			
н	L	Н	Х	L	Z			
н	L	L	Х	н	Z			
L	Х	L	L	н	Н			
L	Х	Н	Н	L	L			

H = high level, L = low level, X = irrelevant, Z = high impedance


SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000





SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000

#### schematics of inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Positive output supply voltage, V <sub>DD</sub> (see Note 1)	15 V
Negative output supply voltage, V <sub>SS</sub>	
Input voltage range, V <sub>I</sub> : Driver	–3 V to 7 V
Receiver	
Output voltage range, V <sub>O</sub> : Driver	$\dots V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Receiver	–0.3 V to 7 V
Package thermal impedance, $\theta_{JA}$ (see Note 2)	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltages are with respect to network GND.

2. The package thermal impedance is calculated in accordance with JESD 51.



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000

### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vee	V <sub>CC</sub> Supply voltage		V <sub>CC</sub> = 3.3 V	3	3.3	3.6	V
VCC			$V_{CC} = 5 V$	4.5	5	5.5	V
	DIN, EN, STBY	V <sub>CC</sub> = 3.3 V	2				
VIH	VIH Driver high-level input voltage	DIN		2			V
		EN, STBY	V <sub>CC</sub> = 5 V	2.5			
VIL	Driver low-level input voltage	DIN, EN, STBY				0.8	V
VI	Receiver input voltage					±30	V
	External capacitor	3.3-V operation (C1, C2, C3, C4, C5), 5-V operation (C1, C3, C4, C5), See Note 3 and Figures 6 and 7					μF
Τ <sub>Α</sub>	Operating free-air temperature			0		70	°C

NOTE 3: C2 is needed only for 3.3-V operation.

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figures 6 and 7) (unless otherwise noted)

	PARAMETER		PARAMETER TEST CONDITIONS		V <sub>CC</sub> = 3.3 V			V <sub>CC</sub> = 5 V			UNIT
			TEST CONDITIONS		TYP†	MAX	MIN	түр†	MAX	UNIT	
VDD	Positive supply voltage	No load	No load		10		7	8.7		V	
VSS	Negative supply voltage	No load			-9.5	-7		-8	-6	V	
Ц	Input current (EN, STBY)	See Notes 4 and 5				±2			±2	μA	
	Supply current		STBY at GND, EN at V <sub>CC</sub> or GND	8.4	10	18	10	12	20.7	mA	
ICC	Supply current (standby mode) (see Note 4)	No load, Inputs open	$\overline{\text{EN}}$ , STBY at V <sub>CC</sub>			5			5		
	Supply current (wake-up mode) (see Note 5)		<del>EN</del> at GND, STBY at V <sub>CC</sub>			10			10	μA	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3$  V or  $V_{CC} = 5$  V, and  $T_A = 25^{\circ}$ C. NOTES: 4. When standby mode is not used, <u>STB</u>Y input must be taken low.

5. When wake-up mode is not used, EN input must be taken high.



SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000

### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	$R_L = 3 k\Omega$		5.5	7		V
VOL	Low-level output voltage	$R_L = 3 k\Omega$			-6	-5	V
Iн	High-level input current	$V_{I} = V_{CC}$				1	μA
١ <sub>IL</sub>	Low-level input current	V <sub>I</sub> at GND				-10	μA
100	Short circuit output ourropt (200 Note 6)	V <sub>CC</sub> = 3.6 V,	VO = 0 V	145	+40	mA	
los	Short-circuit output current (see Note 6)	V <sub>CC</sub> = 5.5 V,	VO = 0 V		±15	±40	MA
r <sub>o</sub>	Output resistance	$V_{CC} = V_{DD} = V_{SS} = 0 V,$	$V_{O} = \pm 2 V$	300	500		Ω

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

NOTE 6: Short-circuit durations should be controlled to prevent exceeding the device absolute maximum power dissipation ratings, and not more than one output should be shorted at a time.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS			MIN	TYP <sup>†</sup>	MAX	UNIT
touu	Propagation delay time, low- to high-level output		V <sub>CC</sub> = 3.3 V	100	500	850	ns
<sup>t</sup> PLH	Fropagation delay time, low- to high-level output	$C_L = 50 \text{ pF},$ $R_I = 3  k\Omega \text{ to } 7  k\Omega,$	$V_{CC} = 5 V$	100	500	850	115
touu	Propagation delay time, high- to low-level output	See Figure 1	V <sub>CC</sub> = 3.3 V	100	500	850	ns
<sup>t</sup> PHL	Topagation delay time, high- to low-level output	Ŭ	$V_{CC} = 5 V$	100	500	850	115
<sup>t</sup> PZH	Output enable time to high level	C <sub>L</sub> = 50 pF,	$R_L = 3 k\Omega$ to 7 k $\Omega$ ,		1	5	ms
<sup>t</sup> PZL	Output enable time to low level	See Figure 2			3	7	ms
to	Output disable time from high level		V <sub>CC</sub> = 3.3 V		0.9	3	
<sup>t</sup> PHZ	Output disable time nonn nightlevel	$C_{L} = 50 \text{ pF},$	$V_{CC} = 5 V$		0.6	3	μs
to: -	Output disable time from low level	$R_{L} = 3 k\Omega$ to 7 k $\Omega$ , See Figure 2	V <sub>CC</sub> = 3.3 V		0.5	3	
<sup>t</sup> PLZ	Output disable time norm low level	Ŭ	$V_{CC} = 5 V$		0.3	3	μs
SR	Slew rate	C <sub>L</sub> = 50 pF, See Figure 1	$R_L = 3 k\Omega$ to 7 k $\Omega$ ,	4		30	V/µs
SR(tr)	Slew rate, transition region	C <sub>L</sub> = 2500 pF, See Figure 3	$R_L = 3 k\Omega$ to 7 k $\Omega$ ,	3		30	V/µs

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V or  $V_{CC}$  = 5 V, and  $T_A$  = 25°C.



SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000

### **RECEIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS			MIN	TYP†	MAX	UNIT
Veu	High-level output voltage	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> = 3.3 V	2.4	3		V
VOH		OH = -2 IIIA	$V_{CC} = 5 V$	3.5	5		v
VOL	Low-level output voltage	$I_{OL} = 2 \text{ mA}$			0.2	0.4	V
VIT+	Positive-going input threshold voltage				2.2	2.6	V
VIT-	Negative-going input threshold voltage			0.6	1		V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –)			0.5	1.2	1.8	V
ri	Input resistance	$V_I = \pm 3 V$ to $\pm 25 V$		3	5	7	kΩ


<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> =  $25^{\circ}$ C.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 3 k $\Omega$ to GND

DADAMETED		PARAMETER TEST		V <sub>CC</sub> = 3.3 V			V <sub>CC</sub> = 5 V		
	PARAMETER		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output		10	70	200	10	70	200	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output		10	60	200	10	55	200	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level output (wake-up mode)	See Figure 4		40	200		40	200	μs
<sup>t</sup> PHL	Propagation delay time, high- to low-level output (wake-up mode)			90	500		70	500	ns
<sup>t</sup> PZH	Output enable time to high level			3	10		1.2	10	μs
<sup>t</sup> PZL	Output enable time to low level	See Figure 5		100	250		60	250	ns
<sup>t</sup> PHZ	Output disable time from high level	See Figure 5	100	200	600	100	150	600	ns
<sup>t</sup> PLZ	Output disable time from low level			130	250		60	250	ns





SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.






NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 2. Driver Enable and Disable Test Times




SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The pulse generator has the following characteristics:  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

Figure 3. Driver Transition Times and Slew Rate (20- $\mu$ s Input)




NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_O = 50 \Omega$ , 50% duty cycle,  $t_f \le 10$  ns.  $t_f \le 10$  ns.

**Figure 4. Receiver Propagation Delay Times** 



SLLS178D – APRIL 1994 – REVISED FEBRUARY 2000



#### PARAMETER MEASUREMENT INFORMATION


NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_0 = 50 \Omega$ , 50% duty cycle,  $t_r \le 10$  ns,  $t_f \le 10$  ns.

Figure 5. Receiver Enable and Disable Times




SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000




**APPLICATION INFORMATION** 

NOTES: A.  $C1 = C2 = C3 = C4 = C5 = C_{BYPASS} = 0.1 \,\mu F$ B.  $C_{BYPASS}$  is used as a decoupling capacitor.






SLLS178D - APRIL 1994 - REVISED FEBRUARY 2000



B. CBYPASS is used as a decoupling capacitor.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated