SDLS036 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

The '107 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '107 is a positive pulse-triggered flip-flop. The J-K input data is loaded into the master while the clock is high and transferred to the slave and the outputs on the high-to-low clock transistion. For these devices the J and K inputs must be stable while the clock is high.


The 'LS107A contain two independent negative-edge-triggered flip-flops. The J and K inputs must be stable prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the  $\overline{\mathbf{Q}}$  output high.

The SN54107 and the SN54LS107A are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74107 and the SN74LS107A are characterized for operation from 0°C to 70°C.

SN54107, SN54LS107A . . . J PACKAGE SN74107 . . . N PACKAGE SN74LS107A . . . D OR N PACKAGE (TOP VIEW)

U14 VCC
13 1 1 CLR
12 1CLK
11 12K
10 2CLR
9]]2CLK
8 2J

SN54LS107A . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

'107
FUNCTION TABLE


	INPU	TS		OUTF	UTS
CLR	CLK	J	K	Q	Q
L	×	Х	Х	L	Н
н	ı	L	L	00	$\bar{\alpha}_0$
н	T	Н	L	Н	L
н	. 1	L	Н	L	Н
Н	л	н	Н	TOG	GLE

'LS107A FUNCTION TABLE

	INPU	OUTF	UTS			
CLR	CLK	J	К	Q	ā	
L	×	Х	Х	L	Н	
н	4	L	L	σ0	$\bar{a}_0$	
н	4	Н	L	н	L	
н	1	L	Н	L	н	
н⊦	4	H.	н	TOGGLE		
н	Н	Х	X	△0	$\overline{a}_0$	





## logic diagrams (positive logic)



CLK

## logic symbols†







<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.


#### schematic of inputs and outputs


1107





'LS107A





# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
mput voltage. 107	7.17
'LS107A	/ V
Operating free-air temperature range: SN54'	55°C to 125°C
SN74'	6°C to 70°C
5N/4	0 0 10 70 0
Storage temperature range	– 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



## SN54107, SN74107 DUAL J-K FLIP-FLOPS WITH CLEAR

SDLS036 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

				SN54107			SN7410	)7	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			8.0	٧
ЮН	High-level output current			- 0.4			- 0.4	mA	
IOL	Low-level output current				16			16	mA
		CLK high	20			20			
tw	Pulse duration	CLK low	47			47			ns
		CLR low	25			25			
t <sub>su</sub>	Input setup time before CLK1		0			0			ns
t <sub>h</sub>	Input hold time-data after CLK1		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST COMPLETE	ovet		SN5410	7		SN7410	7		
		TEST CONDITIONS†			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
$v_{IK}$	-	V <sub>CC</sub> = MIN,	I <sub>1</sub> = - 12 mA				- 1.5			<b>– 1</b> .5	V	
Voн		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IH = 2 V, V <sub>IL</sub> = 0.8 V,		2.4		V				
∨ОН		I <sub>OH</sub> = - 0.4 mA			2.4	3.4		2.4	3.4		ľ	
VOL		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V,			0.2	0.4		0.2	0.4	V	
*OL		IOL = 16 mA				0.2	0.4		0.2	0.4	L	
l <sub>l</sub>		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA	
- Inch	J or K	VMAY	V <sub>1</sub> = 2.4 V	V V 0411				40			40	
ΊΗ	All other	V <sub>CC</sub> = MAX,	V   = 2.4 V				80			80	μΑ	
1	J or K	VNAAY	V <sub>1</sub> = 0.4 V				- 1.6			- 1.6	4	
IIE	All other	V <sub>CC</sub> = MAX,	V   - U.4 V				- 3.2			- 3.2	mA	
los §		V <sub>CC</sub> = MAX			- 20		- 57	- 18		- 57	mA	
lcc1		V <sub>CC</sub> = MAX,	See Note 2	· · · · · · · · · · · · · · · · · · ·		10	20		10	20	mA	

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>				15	20		MHz
<sup>†</sup> PLH	CLR	ā			16	25	ns
<sup>t</sup> PHL	CLR	Ω	$R_{\perp} = 400 \Omega$ , $C_{\perp} = 15 pF$		25	40	ns
<sup>t</sup> PLH	CLK	Q or $\overline{Q}$			16	25	ns
<sup>t</sup> PHL	CLK	u oru			25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 ° C.

<sup>&</sup>lt;sup>§</sup>Not more than one output should be shorted at a time.

<sup>¶</sup>Average per flip-flop.

#### recommended operating conditions

			SN54LS107A			S			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	<del></del>	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			8.0	V
ПОН	High-level output current				- 0.4			- 0.4	mA
†OL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
	Dulan dunadan	CLK high	20			20			
tw	Pulse duration	CLR low	25		;	25		,	ns
	0	data high or low	20			20			
<sup>t</sup> su	Setup time before CLK I					25			ns
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	0.445750	_	FOT COMPLETO	ust	18	V54LS10	7A	SN	174LS10	)7A	UNIT	
PA	RAMETER	TEST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII		
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA				- 1.5			<b>– 1.5</b>	V	
Vон		V <sub>CC</sub> = MIN, I <sub>OH</sub> = 0.4 mA	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		٧	
\/_		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	VIL = MAX,	V <sub>IH</sub> = 2 V,		0.25	0.4		0.25	0.4	- 1	
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8 mA	VIL = MAX,	V <sub>IH</sub> = 2 V,			0.35		0.5	·		
	J or K						0.1			0.1		
4	CLR	V <sub>CC</sub> = MAX,	C = MAX, V <sub>I</sub> = 7 V				0.3			0.3	mA	
	CLK						0.4			0.4		
	J or K						20			20		
ЧН	CLR	V <sub>CC</sub> = MAX,	V1 = 2.7 V				60			60	μΑ	
	CLK						80			80		
	J or K		V = 0.4.V				- 0.4			- 0.4	mA	
HL	IL CLR or CLK V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				- 0.8			0.8	IIIA			
los §		V <sub>CC</sub> = MAX,	See Note 4		20		- 100	- 20		- 100	mA	
Icc (	Total)	V <sub>CC</sub> = MAX,	See Note 2			4	6		4	6	mA	

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$ , outputs high in turn. At the time of measurement, the clock input is grounded.

NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with  $V_O = 2.25 \text{ V}$  and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				30	45		MHz
<sup>t</sup> PLH	CLR or CLK	Q or $\overline{\Omega}$	$R_L = 2 k\Omega$ , $C_L = 15 pF$		15	20	ns
<sup>t</sup> PHL	CLH of CLK	u or u			15	20	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated