1M x 1 Bit Static Random Access Memory

The MCM6227A is a 1,048,576 bit static random–access memory organized as 1,048,576 words of 1 bit, fabricated using high–performance silicon–gate CMOS technology. Static design eliminates the need for external clocks or timing strobes while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM6227A is equipped with a chip enable (\overline{E}) pin. In less than a cycle time after \overline{E} goes high, the part enters a low–power standby mode, remaining in that state until \overline{E} goes low again.


The MCM6227A is available in 400 mil, 28-lead surface-mount SOJ packages.

- Single 5 V ± 10% Power Supply
- Fast Access Times: 20, 25, 35, and 45 ns
- Equal Address and Chip Enable Access Times
- · Input and Output are TTL Compatible
- Three-State Output
- Low Power Operation: 160/140/130/120 mA Maximum, Active AC

BLOCK DIAGRAM A1 A2 A3 A4 A5 BECODER MEMORY MATRIX 1024 ROWS x 1024 COLUMNS A6 A7 A8 A9 DINPUT DATA CONTROL COLUMN I/O COLUMN DECODER A10 A11 A12 A13 A14 A15 A16 A17 A18 A19

MCM6227A





PIN NAMES									
A0 − A19 Address Inputs W Write Enable E Chip Enable D Data Input Q Data Output NC No Connection VCC + 5 V Power Supply VSS Ground									





MCM6227A TRUTH TABLE

E	W	Mode	I/O Pin	Cycle	Current
Н	Х	Not Selected	High–Z	1	I _{SB1} , I _{SB2}
L	Н	Read	D _{out}	Read	I _{CCA}
L	L	Write	High-Z	Write	ICCA

H = High, L = Low, X = Don't Care

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage Relative to V _{SS}	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current	l _{out}	± 20	mA
Power Dissipation	PD	1.1	W
Temperature Under Bias	T _{bias}	– 10 to + 85	°C
Operating Temperature	T _A	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high–impedance circuits.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.5	V
Input High Voltage	VIH	2.2	V _{CC} + 0.3**	V
Input Low Voltage	V _{IL}	- 0.5*	0.8	V

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Тур*	Max	Unit
Input Leakage Current (All Inputs, $V_{in} = 0$ to V_{CC})	l _{lkg(l)}	_	_	± 1	μΑ
Output Leakage Current (E = V _{IH} , V _{out} = 0 to V _{CC})	I _{lkg(O)}	_		± 1	μΑ
AC Active Supply Current (I_{Out} = 0 mA, V_{CC} = max) MCM6227A-20: t_{AVAV} = 20 ns MCM6227A-25: t_{AVAV} = 25 ns MCM6227A-35: t_{AVAV} = 35 ns MCM6227A-45: t_{AVAV} = 45 ns	ICCA	_ _ _ _	120 110 100 90	160 140 130 120	mA
AC Standby Current ($V_{CC} = max$, $\overline{E} = V_{IH}$, $f = f_{max}$)	I _{SB1}	_	7	20	mA
CMOS Standby Current ($\overline{E} \ge V_{CC} - 0.2 \text{ V}$, $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{CC} - 0.2 \text{ V}$, $V_{CC} = \text{max}$, $f = 0 \text{ MHz}$)	I _{SB2}	_	4	15	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL	_	_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)	Voн	2.4		_	V

^{*}Typical values are measured at 25°C, V_{CC} = 5 V.

^{**} V_{IH} (max) = V_{CC} = 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns).

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, $T_A = 25$ °C, Periodically Sampled Rather Than 100% Tested)

	Symbol	Тур	Max	Unit	
Input Capacitance	All Inputs Except Clocks and D, Q $\overline{\text{E}}$ and $\overline{\text{W}}$	C _{in}	4 5	6 8	pF
Input and Output Capacitance	D, Q	C _{in} , C _{out}	5	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Pulse Levels 0 to 3.0 V	Output Timing Measurement Reference Level 1.5 V
Input Rise/Fall Time	Output Load See Figure 1A
Input Timing Measurement Reference Level 1.5 V	

READ CYCLE TIMING (See Notes 1 and 2)

		6227	A-20	6227	A-25	6227	A-35	6227	A-45		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	20	_	25	_	35	_	45	_	ns	2,3
Address Access Time	^t AVQV	_	20	_	25	_	35	_	45	ns	
Enable Access Time	^t ELQV	_	20	_	25	-	35	_	45	ns	4
Output Hold from Address Change	tAXQX	5	_	5	_	5	_	5	_	ns	
Enable Low to Output Active	t _{ELQX}	5	_	5	_	5	_	5	_	ns	5, 6, 7
Enable High to Output High–Z	t _{EHQZ}	0	9	0	10	0	12	_	18	ns	5, 6, 7
Power Up Time	tELICCH	0	_	0	_	0	_	0	_	ns	
Power Down Time	^t EHICCL	_	20	_	25	-	35	_	45	ns	

NOTES:

- 1. \overline{W} is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with \overline{E} going low.
- 5. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, both for a given device and from device to device.
- 6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} \le V_{IL}$).

AC TEST LOADS





Figure 1A

Figure 1B


TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Notes 1, 2, and 8)



READ CYCLE 2 (See Note 4)




WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

		6227A-20		6227	A-25	6227A-35		6227A-45			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	^t AVAV	20	_	25	_	35	_	45	_	ns	3
Address Setup Time	^t AVWL	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVWH	15	_	17	_	20	_	25	_	ns	
Write Pulse Width	^t WLWH, ^t WLEH	15	_	17	_	20	_	25		ns	
Data Valid to End of Write	^t DVWH	10	_	10	_	15	_	20	_	ns	
Data Hold Time	tWHDX	0	_	0	_	0	_	0	_	ns	
Write Low to Data High–Z	^t WLQZ	0	9	0	10	0	15	0	20	ns	4, 5, 6
Write High to Output Active	tWHQX	5	_	5	_	5	_	5	_	ns	4, 5, 6
Write Recovery Time	tWHAX	0	_	0	_	0	_	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Transition is measured \pm 500 mV from steady–state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLoz max is less than twHox min both for a given device and from device to device.




WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

		6227A-20		6227A-25		6227A-35		6227A-45			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t _{AVAV}	20	_	25	_	35	_	45	_	ns	3
Address Setup Time	^t AVEL	0	_	0	_	0	_	0	_	ns	
Address Valid to End of Write	^t AVEH	15	_	17	_	20	_	25	_	ns	
Enable to End of Write	^t ELEH, ^t ELWH	15	_	17	_	20	_	25	_	ns	4, 5
Write Pulse Width	tWLEH	15	_	17	_	20	_	25	_	ns	
Data Valid to End of Write	^t DVEH	10	_	10	_	15	_	20	_	ns	
Data Hold Time	tEHDX	0	_	0	_	0	_	0	_	ns	
Write Recovery Time	^t EHAX	0	_	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus contention conditions during read and write cycles.
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high-impedance state.
- 5. If \overline{E} goes high coincident with or before \overline{W} goes high, the output will remain in a high–impedance state.

WRITE CYCLE 2 (E Controlled See Notes 1 and 2)




ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM6227AWJ20 MCM6227AWJ20R2
MCM6227AWJ25 MCM6227AWJ25R2
MCM6227AWJ35 MCM6227AWJ35R2
MCM6227AWJ45 MCM6227AWJ45R2

PACKAGE DIMENSIONS

28 LEAD 400 MIL SOJ CASE 810-03



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. DIMENSION A & B DO NOT INCLUDE MOLD PROTRUSION MOLD PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 3. CONTROLLING DIMENSION: INCH.
 4. DIM R TO BE DETERMINED AT DATUM -T-.

	MILLIM	ETERS	INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	18.29	18.54	0.720	0.730		
В	10.04	10.28	0.395	0.405		
С	3.26	3.75	0.128	0.148		
D	0.39	0.50	0.015	0.020		
E	2.24	2.48	0.088	0.098		
F	0.67	0.81	0.026	0.032		
G	1.27	BSC	0.050 BSC			
Н	_	0.50	_	0.020		
K	0.89	1.14	0.035	0.045		
L	0.64	BSC	0.025	BSC		
M	0°	5°	0°	5°		
N	0.76	1.14	0.030	0.045		
Р	11.05	11.30	0.435	0.445		
R	9.15	9.65	0.360	0.380		
S	0.77	1.01	0.030	0.040		

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. JAPAN: Nippon Motorola Ltd.; 4–32–1, Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

