#### 查询TLC27M4供应商


### TLC27M4, TLC27M4A; PTEC27M4B;4TEC27M4Y, TLC27M9 LinCMOS™ PRECISION QUAD OPERATIONAL AMPLIFIERS


- Trimmed Offset Voltage: TLC27M9 . . . 900  $\mu$ V Max at T<sub>A</sub> = 25°C, V<sub>DD</sub> = 5 V
- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Range: 0°C to 70°C...3 V to 16 V -40°C to 85°C...4 V to 16 V -55°C to 125°C...4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)
- Low Noise . . . Typically 32 nV/√Hz at f = 1 kHz
- Low Power . . . Typically 2.1 mW at  $T_A = 25^{\circ}C$ ,  $V_{DD} = 5 V$
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . .  $10^{12} \Omega$  Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up Immunity

#### description

The TLC27M4 and TLC27M9 quad operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds comparable to that of general-purpose bipolar devices. These devices use Texas Instruments silicon-gate LinCMOS<sup>™</sup> technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, make these cost-effective devices ideal for applications that have previously been reserved for general-purpose bipolar products, but with only a fraction of the power consumption.







Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**CMOS** is a trademark of Texas Instruments Incorporated.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### description (continued)

Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC27M4 (10 mV) to the high-precision TLC27M9 (900  $\mu$ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

In general, many features associated with bipolar technology are available on LinCMOS<sup>™</sup> operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27M4 and TLC27M9. The devices also exhibit low voltage single-supply operation, and low power consumption, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC27M4 and TLC27M9 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015; however, care should be exercised in handling these devices, as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.


				PACKAGE			01115
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (J)	PLASTIC DIP (N)	TSSOP (PW)	CHIP FORM (Y)
	900 μV	TLC27M9CD	—	—	TLC27M9CN	—	—
0°C to 70°C	2 mV	TLC27M4BCD	—	—	TLC27M4BCN	—	—
0010700	5 mV	TLC27M4ACD	—	—	TLC27M4ACN	—	—
	10 mV	TLC27M4CD	—	—	TLC27M4CN	TLC27M4CPW	TLC27M4Y
	900 μV	TLC27M9ID	—	—	TLC27M9IN	—	—
-40°C to 85°C	2 mV	TLC27M4BID	—	—	TLC27M4BIN	—	—
-40 C 10 65 C	5 mV	TLC27M4AID	—	—	TLC27M4AIN	—	—
	10 mV	TLC27M4ID	—	—	TLC27M4IN	TLC27M41PW	—
–55°C to 125°C	900 μV	TLC27M9MD	TLC27M9MFK	TLC27M9MJ	TLC27M9MN	_	—
-55 C 10 125 C	10 mV	TLC27M4MD	TLC27M4MFK	TLC27M4MJ	TLC27M4MN	—	—

#### AVAILABLE OPTIONS

The D and PW package is available taped and reeled. Add R suffix to the device type (e.g., TLC279CDR).



SLOS093C - OCTOBER 1987 - REVISED MAY 1999






#### SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **TLC27M4Y** chip information

This chip, when properly assembled, displays characteristics similar to the TLC27M4C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1) Differential input voltage, V <sub>ID</sub> (see Note 2) Input voltage range, V <sub>I</sub> (any input) Input current, I <sub>I</sub> Output current, I <sub>O</sub> (each output)	$\begin{array}{c} \begin{array}{c} \pm V_{DD} \\ \hline \\ -0.3 \text{ V to } V_{DD} \\ \hline \\ \pm 5 \text{ mA} \end{array}$
Total current into V <sub>DD</sub>	45 mA
Total current out of GND	45 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	unlimited
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature, T <sub>A</sub> : C suffix	
I suffix	–40°C to 85°C
M suffix	–55°C to 125°C
Storage temperature range	–65°C to 150°C
Case temperature for 60 seconds: FK package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N, or PV	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

- 2. Differential voltages are at IN+ with respect to IN-.
- 3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW	—
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
N	1575 mW	12.6 mW/°C	1008 mW	819 mW	—
PW	700 mW	5.6 mW/°C	448 mW	—	—

#### recommended operating conditions

		C SU	FFIX	I SUF	FIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		3	16	4	16	4	16	V
	$V_{DD} = 5 V$	-0.2	3.5	-0.2	3.5	0	3.5	V
Common-mode input voltage, VIC	V <sub>DD</sub> = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, $T_A$		0	70	-40	85	-55	125	°C



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	τ <sub>A</sub> †	TL TL TL TL	UNIT		
						MIN	TYP	MAX	
		TLC27M4C	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		1202711140	R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			12	mV
		TLC27M4AC	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	
VIO	Input offset voltage		R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
10	inpat encot renage	TLC274BC	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		250	2000	
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			3000	μV
		TLC279C	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		210	900	,
			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			1500	
αVIO	Average temperature coe offset voltage	fficient of input			25°C to 70°C		1.7		μV/°C
l. e	Innut offerst surrent (as a	viete (1)			25°C		0.1		~ ^
ΙΟ	Input offset current (see I	Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	70°C		7	300	рА
	Innut biog ourreast (and N	ata (I)			25°C		0.6		-
IB	Input bias current (see No	Jle 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	70°C		40	600	pА
.,	Common-mode input volt	age range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	3.9		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	RL = 100 kΩ	0°C	3	3.9		V
					70°C	3	4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
	Lenne stored differential				25°C	25	170		
AVD	Large-signal differential voltage amplification		$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 100 \text{ k}\Omega$	0°C	15	200		V/mV
					70°C	15	140		
					25°C	65	91		
CMRR	Common-mode rejection	ratio	$V_{IC} = V_{ICR}min$		0°C	60	91		dB
					70°C	60	92		
		ratio			25°C	70	93		
<b>k</b> SVR	Supply-voltage rejection (ΔVDD/ΔVIO)	สแบ	$V_{DD} = 5 V \text{ to } 10 V,$	$V_{O} = 1.4 V$	0°C	60	92		dB
					70°C	60	94		
			Vo - 25 V		25°C		420	1120	
IDD	Supply current (four amp	ifiers)	V <sub>O</sub> = 2.5 V, No load	V <sub>IC</sub> = 2.5 V,	0°C		500	1280	μA
					70°C		340	880	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TAţ		.C27M4 .C27M4 .C27M4 .C27M4 .C27M9	AC BC	UNIT
						MIN	TYP	MAX	
		TLC27M4C	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		TLC27M4C	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			12	
		TLC27M4AC	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	mV
VIO	Input offset voltage	TLO2/IVI4AC	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
۷IO	mput onset voltage	TLC27M4BC	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		260	2000	
		TEO271014DC	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			3000	μV
		TLC27M9C	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		220	1200	μν
		TEGETMOO	R <sub>S</sub> = 50 Ω,	R <sub>L</sub> = 100 kΩ	Full range			1900	
ανιο	Average temperature co offset voltage	efficient of input			25°C to 70°C		2.1		μV/°C
li o	Input offect ourrent (coo	Note 4)		VIC = 5 V	25°C		0.1		۳Å
li0	Input offset current (see	Note 4)	V <sub>O</sub> = 5 V,	A C = 2 A	70°C		7	300	рA
lun.	Input biog ourrapt (ago N	loto (1)			25°C		0.7		<b>n</b> A
IВ	Input bias current (see N	10(e 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$	70°C		50	600	pА
	Common-mode input vo	Itage range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.7		
Vон	High-level output voltage	9	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	0°C	7.8	8.7		V
					70°C	7.8	8.7		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
	Lanna alanach d'fferen di l				25°C	25	275		
AVD	Large-signal differential voltage amplification		$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 100 \text{ k}\Omega$	0°C	15	320		V/mV
					70°C	15	230		
					25°C	65	94		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		0°C	60	94		dB
					70°C	60	94		
	Supply voltage rejection	ratio			25°C	70	93		
<sup>k</sup> SVR	Supply-voltage rejection (ΔVDD/ΔVIO)	rallU	$V_{DD} = 5 V \text{ to } 10 V,$	$V_{O} = 1.4 V$	0°C	60	92		dB
					70°C	60	94		
					25°C		570	1200	
IDD	Supply current (four amp	olifiers)	$V_{O} = 5 V$ , No load	V <sub>IC</sub> = 5 V,	0°C		690	1600	μA
					70°C		440	1120	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TAT		.C27M4 .C27M4 .C27M4 .C27M4	AI BI	UNIT
						MIN	TYP	MAX	
		TLC27M4I	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		1 LC27 10141	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			13	mV
		TLC27M4AI	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		0.9	5	IIIV
VIO	Input offset voltage	TECZTWI4AI	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			6.5	
٥I٧	mput onset voltage	TLC27M4BI	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		250	2000	
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			3000	μV
		TLC27M9I	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		210	900	μν
			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			2000	
ανιο	Average temperature coef	ficient of input			25°C to		1.7		μV/°C
~vi0	offset voltage				85°C				μ., σ
IIO	Input offset current (see N	ote 4)	V <sub>O</sub> = 2.5 V,	VIC = 2.5 V	25°C		0.1		pА
		,	0 ,		85°C		24	1000	
IIB	Input bias current (see No	te 4)	V <sub>O</sub> = 2.5 V,	VIC = 2.5 V	25°C		0.6		pА
-D					85°C		200	2000	P
					0.500	-0.2	-0.3		
	Common mode input valte				25°C	to 4	to 4.2		V
VICR	Common-mode input volta (see Note 5)	ige fallge				-0.2			
	(				Full range	to			V
						3.5			
					25°C	3.2	3.9		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	-40°C	3	3.9		V
					85°C	3	4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	25	170		
AVD	Large-signal differential voltage amplification		$V_{O} = 0.25 V$ to 2 V,	$R_L = 100 \text{ k}\Omega$	-40°C	15	270		V/mV
					85°C	15	130		
					25°C	65	91		
CMRR	Common-mode rejection r	atio	$V_{IC} = V_{ICR}min$		-40°C	60	90		dB
					85°C	60	90		
	Ourseling in the				25°C	70	93		
<b>k</b> SVR	Supply-voltage rejection ra $(\Delta V_{DD}/\Delta V_{IO})$	atio	$V_{DD} = 5 V \text{ to } 10 V,$	$V_{O} = 1.4 V$	-40°C	60	91		dB
					85°C	60	94		
				.,	25°C		420	1120	
IDD	Supply current (four ampli	iers)	$V_{O} = 2.5 V$ , No load	V <sub>IC</sub> = 2.5 V,	-40°C		630	1600	μA
			nu luau		85°C		320	800	

<sup>†</sup> Full range is  $-40^{\circ}$ C to  $85^{\circ}$ C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

# electrical characteristics at specified free-air temperature, $V_{DD}$ = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	TAţ		.C27M4 .C27M4 .C27M4 .C27M4 .C27M9	AI BI	UNIT
						MIN	TYP	MAX	
		TLC27M4I	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
		1102710141	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			13	mV
		TLC27M4AI	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	
VIO	Input offset voltage		R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			7	
10	input onset voltage	TLC27M4BI	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		260	2000	
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			3500	μV
		TLC27M9I	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		220	1200	μν
			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			2900	
αVIO	Average temperature coe offset voltage	fficient of input			25°C to 85°C		2.1		μV/°C
l. e	Innut offerst surrent (and )	lata ()			25°C		0.1		~^
10	Input offset current (see N	lote 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$	85°C		26	1000	рА
l	lanut hinn numerat (non Ni	4.			25°C		0.7		
IВ	Input bias current (see No	ote 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$	85°C		220	2000	рА
. /	Common-mode input				25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	voltage range (see Note s	5)			Full range	-0.2 to 8.5			V
					25°C	8	8.7		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	RL = 100 kΩ	-40°C	7.8	8.7		V
					85°C	7.8	8.7		1
					25°C		0	50	
Vol	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	1
					25°C	25	275		
Avd	Large-signal differential voltage amplification		$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 100 \text{ k}\Omega$	-40°C	15	390		V/mV
					85°C	15	220		
					25°C	65	94		
CMRR	Common-mode rejection	ratio	$V_{IC} = V_{ICR}min$		-40°C	60	93		dB
					85°C	60	94		
	Que also valto en este est	-41-			25°C	70	93		
ksvr	Supply-voltage rejection r (ΔVDD/ΔVIO)	atio	$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	-40°C	60	91		dB
					85°C	60	94		
					25°C		570	1200	
IDD	Supply current (four ampl	ifiers)	$V_O = 5 V$ , No load	$V_{IC} = 5 V,$	−40°C		900	1800	μA
					85°C		410	1040	

<sup>†</sup> Full range is  $-40^{\circ}$ C to  $85^{\circ}$ C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CONI	DITIONS	τ <sub>A</sub> †		.C27M4N .C27M9N		UNIT
						MIN	TYP	MAX	
		TLC27M4M	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	
V/			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			12	mV
VIO	Input offset voltage	TLC27M9M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		210	900	μV
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			3750	μv
αΛΙΟ	Average temperature coefficie offset voltage	ent of input			25°C to 125°C		1.7		μV/°C
lio	Input offset current (see Note	4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	25°C		0.1		pА
lio	input onset current (see Note	4)	VO = 2.5 V,	VIC = 2.5 V	125°C		1.4	15	nA
lin	Input bias current (coo Noto A	<b>`</b>	V <sub>O</sub> = 2.5 V,	VIC = 2.5 V	25°C		0.6		pА
IВ	Input bias current (see Note 4	7	v () = 2.5 v,	VIC = 2.5 V	125°C		9	35	nA
	Common-mode input voltage	range			25°C	0 to 4	-0.3 to 4.2		V
VICR	(see Note 5)	Ū			Full range	0 to 3.5			V
					25°C	3.2	3.9		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	−55°C	3	3.9		V
					125°C	3	4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
	Lanna simple differential				25°C	25	170		
AVD	Large-signal differential voltage amplification		$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 100 \text{ k}\Omega$	−55°C	15	290		V/mV
	ronage ampineation				125°C	15	120		
					25°C	65	91		
CMRR	Common-mode rejection ratio	I	$V_{IC} = V_{ICR}min$		−55°C	60	89		dB
					125°C	60	91		
	Supply voltage rejection ratio				25°C	70	93		
<sup>k</sup> SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$		$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	−55°C	60	91		dB
					125°C	60	94		
			Vo - 25 V	$V_{10} = 25 V_{10}$	25°C		420	1120	
IDD	Supply current (four amplifier	s)	$V_O = 2.5 V$ , No load	V <sub>IC</sub> = 2.5 V,	−55°C		680	1760	μΑ
					125°C		280	720	

<sup>†</sup> Full range is –55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST CO	NDITIONS	т <sub>А</sub> †		C27M4N C27M9N		UNIT
						MIN	TYP	MAX	-
			V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		1.1	10	mV
Via	Input offset voltage	TLC27M4M	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			12	mv
VIO	input onset voltage	TLC27M9M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		220	1200	μV
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			4300	μν
αΛΙΟ	Average temperature coeffi offset voltage	cient of input			25°C to 125°C		2.1		μV/°C
l. e	Innut offerst surrent (and No	to (1)			25°C		0.1		pА
IIO	Input offset current (see No	te 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	125°C		1.8	15	nA
	Innut biog gurrant (ago Note	. 4)			25°C		0.7		pА
IВ	Input bias current (see Note	; 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	125°C		10	35	nA
\/	Common-mode input voltag	je range			25°C	0 to 9	-0.3 to 9.2		V
VICR	(see Note 5)	_			Full range	0 to 8.5			V
					25°C	8	8.7		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	−55°C	7.8	8.6		V
					125°C	7.8	8.8		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
	Leave also also the				25°C	25	275		
AVD	Large-signal differential voltage amplification		$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 100 \text{ k}\Omega$	−55°C	15	420		V/mV
	voltago ampinication				125°C	15	190		
					25°C	65	94		
CMRR	Common-mode rejection ra	tio	$V_{IC} = V_{ICR}min$		−55°C	60	93		dB
					125°C	60	93		
	Supply-voltage rejection rat	io			25°C	70	93		
ksvr	$(\Delta V_{DD}/\Delta V_{IO})$	10	$V_{DD} = 5 V \text{ to } 10 V,$	$V_{O} = 1.4 V$	−55°C	60	91		dB
					125°C	60	94		
			V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V,	25°C		570	1200	
IDD	Supply current (four amplified	ers)	VO = 5 V, No load	v  C = 0 v,	−55°C		980	2000	μA
					125°C		360	960	

<sup>†</sup> Full range is  $-55^{\circ}$ C to  $125^{\circ}$ C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

# electrical characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	TL	.C27M4	Y	UNIT
	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	V <sub>O</sub> = 1.4 V, R <sub>S</sub> = 50 Ω,	V <sub>IC</sub> = 0, R <sub>L</sub> = 100 kΩ		1.1	10	mV
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$T_A = 25^{\circ}C$ to $70^{\circ}C$			1.7		μV/°C
IIO	Input offset current (see Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V		0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 2.5 V,	$V_{IC} = 2.5 V$		0.6		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 4	-0.3 to 4.2		V
VOH	High-level output voltage	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	3.2	3.9		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$		0	50	mV
AVD	Large-signal differential voltage amplification	$V_{O} = 0.25 V \text{ to } 2 V,$	RL= 100 kΩ	25	170		V/mV
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		65	91		dB
<b>k</b> SVR	Supply-voltage rejection ratio ( $\Delta V_{DD} / \Delta V_{IO}$ )	V <sub>DD</sub> = 5 V to 10 V,	V <sub>O</sub> = 1.4 V	70	93		dB
IDD	Supply current (four amplifiers)	$V_{O} = 2.5 V,$ No load	V <sub>IC</sub> = 2.5 V,		420	1120	μΑ

### electrical characteristics, $V_{DD}$ = 10 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CON	NTIONE	ΤI	_C27M4`	(	UNIT
	PARAMETER	TEST CON	JIIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage	$V_{O} = 1.4 V,$ R <sub>S</sub> = 50 $\Omega$ ,	V <sub>IC</sub> = 0, R <sub>L</sub> = 100 kΩ		1.1	10	mV
ανιο	Temperature coefficient of input offset voltage	$T_A = 25^{\circ}C$ to $70^{\circ}C$			2.1		μV/°C
Iю	Input offset current (see Note 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$		0.1		pА
I <sub>IB</sub>	Input bias current (see Note 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$		0.7		pА
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 9	-0.3 to 9.2		V
VOH	High-level output voltage	V <sub>ID</sub> = 100 mV,	$R_L$ = 100 k $\Omega$	8	8.7		V
VOL	Low-level output voltage	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$		0	50	mV
AVD	Large-signal differential voltage amplification	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 100 \ k\Omega$	25	275		V/mV
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}min$		65	94		dB
<b>k</b> SVR	Supply-voltage rejection ratio ( $\Delta V_{DD} / \Delta V_{IO}$ )	$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	70	93		dB
I <sub>DD</sub>	Supply current (four amplifiers)	V <sub>O</sub> = 5 V, No load	V <sub>IC</sub> = 5 V,		570	1200	μA

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

PARAMETER		PARAMETER TEST CONDITIONS		TA	TL TL	.C27M4 .C27M4 .C27M4 .C27M4 .C27M9 .C27M9	AC BC	UNIT		
			1	25°C		0.43				
			V <sub>IPP</sub> = 1 V	0°C		0.46				
		R <sub>L</sub> = 100 Ω,		70°C		0.36				
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		V/µs		
			$V_{IPP} = 2.5 V$	V <sub>IPP</sub> = 2.5 V	0°C		0.43			
				70°C		0.34				
Vn	Equivalent input noise voltage	f = 1 kHz <sub>,</sub> See Figure 2	R <sub>S</sub> = 20 Ω	25°C		32		nV/√Hz		
				25°C		55				
ВОМ	Maximum output-swing bandwidth	VO = VOH, R <sub>L</sub> = 100 kΩ,		$V_{O} = V_{OH}$ , $C_{L} = 20 \text{ pF}$ , $P_{L} = 100 \text{ kO}$	0°C		60		kHz	
		NL = 100 KS2,	See Figure 1	70°C		50				
				25°C		525				
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	0°C		610		kHz		
				70°C		400				
		<u> </u>	<u> </u>	25°C		40°				
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B <sub>1</sub> , See Figure 3	0°C		41°				
		0L - 20 pr,	0001190100	70°C		39°				

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		PARAMETER		PARAMETER TEST CONDITIONS		PARAMETER TEST CONDITIONS		PARAMETER TEST CONDITIONS		PARAMETER TEST CONDITIONS		PARAMETER TEST CONDITIONS		T <sub>A</sub>		.C27M4 .C27M4 .C27M4 .C27M4 .C27M9	AC BC	UNIT
					MIN	TYP	MAX											
				25°C		0.62												
			VIPP = 1 V	0°C		0.67												
SR	Slew rate at unity gain	$R_L = 100 \Omega,$ $C_L = 20 \text{ pF},$		70°C		0.51		V/µs										
JON	Siew rate at unity gain	See Figure 1		25°C		0.56		v/µs										
		eee i iguie i	VIPP = 5.5 V	0°C		0.61												
						0.46		1										
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz										
				25°C		35												
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R <sub>L</sub> = 100 k $\Omega$ ,			C <sub>L</sub> = 20 pF, See Figure 1	0°C		40		kHz								
		INC = 100 KS2,	See ligure i	70°C		30		1										
				25°C		635												
B <sub>1</sub>	Unity-gain bandwidth	VI = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	0°C		710		kHz										
				70°C		510												
				25°C		43°												
φm	Phase margin	$V_{I} = 10 \text{ mV},$	f = B <sub>1</sub> , See Figure 3	0°C		44°												
	5	C <sub>L</sub> = 20 pF,		70°C		42°												



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

PARAMETER		PARAMETER TEST CONDITIONS		TA	TL TL	.C27M4I .C27M4/ .C27M4I .C27M9I .C27M9I TYP	AI BI	UNIT
<u> </u>			1	25°C		0.43	WAA	
			V <sub>IPP</sub> = 1 V	-40°C		0.51		
		R <sub>L</sub> = 100 Ω,		40 C		0.35		
SR	Slew rate at unity gain	C <sub>L</sub> = 20 pF,		25°C		0.35		V/µs
		See Figure 1	V <sub>IPP</sub> = 2.5 V	-40°C		0.48		
				40 C		0.32		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz
				25°C		55		
ВОМ	Maximum output-swing bandwidth	$V_{O} = V_{OH},$	$C_L = 20 \text{ pF},$	-40°C		75		kHz
		R <sub>L</sub> = 100 kΩ,	See Figure 1	85°C		45		
				25°C		525		
B <sub>1</sub>	Unity-gain bandwidth	$V_{I} = 10 \text{ mV},$	C <sub>L</sub> = 20 pF,	-40°C		770		kHz
		See Figure 3		85°C		370		
				25°C		40°		
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B <sub>1</sub> , See Figure 3	-40°C		43°		
	, and the second s	С <u> </u>	See Figure S	85°C		38°		

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		PARAMETER TEST CONDITIONS		TA	TL TL TL	.C27M4I .C27M4/ .C27M4I .C27M4I .C27M9I	AI BI	UNIT		
<u> </u>			1	25°C	MIN	<b>TYP</b> 0.62	MAX			
		<b>D</b> 400.0	V <sub>IPP</sub> = 1 V	-40°C		0.77				
SR	Slew rate at unity gain	$R_{L} = 100 \Omega$ ,		85°C		0.47		V/µs		
JSK	Siew fate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.56		v/µs		
			VIPP = 5.5 V	-40°C		0.70				
				85°C		0.44				
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz <sub>,</sub> See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√ <del>Hz</del>		
				25°C		35				
ВОМ	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{L} = 100 \text{ k}\Omega,$	$V_{O} = V_{OH}$	$V_{O} = V_{OH}$ , $C_{L} = 20 \text{ pF}$ , $B_{L} = 100 \text{ kO}$ See Figure 1	C <sub>L</sub> = 20 pF, See Figure 1	-40°C		45		kHz
		NL = 100 K32,	See Figure 1	85°C		25				
				25°C		635				
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	-40°C		880		kHz		
				85°C		480				
			<i>.</i> -	25°C		43°				
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B <sub>1</sub> , See Figure 3	-40°C		46°				
	-	о <u>г</u> – 20 рг,		85°C		41°				



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

PARAMETER		PARAMETER TEST CONDITIONS T		ТА		27M4M 27M9M		UNIT			
					MIN	TYP	MAX				
				25°C		0.43					
			V <sub>IPP</sub> = 1 V	−55°C		0.54					
SR	Slow rate at upity goin	$R_L = 100 \Omega$		125°C		0.29					
SK	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		V/μs			
		V <sub>IPP</sub> = 2.5 V	0.50								
				125°C		0.28		1			
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz			
							25°C		55		
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R <sub>I</sub> = 100 k $\Omega$ ,	C <sub>L</sub> = 20 pF, See Figure 1	−55°C		80		kHz			
			occ rigare r	125°C		40					
				25°C		525					
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	−55°C		850		kHz			
		occ rigule 5	See Figure S	125°C		330					
				25°C		40°					
φm	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF},$	f = B <sub>1</sub> , See Figure 3	−55°C		44°					
		$C_L = 20 \text{ pr},$ See Figure 3		125°C		36°					

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		TEST CC	ONDITIONS	ТА		.C27M4 .C27M9		UNIT
					MIN	TYP	MAX	
				25°C		0.62		
			VIPP = 1 V	−55°C		0.81		
SR	Slew rate at unity gain $R_L = 100 \Omega,$ $C_L = 20 \text{ pF},$ See Figure 1	$R_L = 100 \Omega$ ,		125°C		0.38		)//uo
J SK			25°C		0.56		V/μs	
		<u>j</u> ,	VIPP = 5.5 V	−55°C		0.73		
				125°C		0.35		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz
				25°C		35		
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , R <sub>L</sub> = 100 kΩ,	C <sub>L</sub> = 20 pF, See Figure 1	−55°C		50		kHz
		NL = 100 K32,	Occ rigure r	125°C		20		
				25°C		635		
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	−55°C		960		kHz
			igure 5			440		
		hase margin $V_I = 10 \text{ mV}, \qquad f = B_1,$		25°C		43°		
φm	Phase margin		f = B <sub>1</sub> , See Figure 3	−55°C		47°		
	$C_{L} = 20 \text{ pF},$ See Figure 3		125°C		39°			



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

# operating characteristics, $V_{DD}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CO	TLC27M4Y			UNIT	
	FARAMETER	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
SR	Slow rate at unity gain	$R_L = 100 k\Omega$ , $V_{IPP} = 1 V$			0.43		V/µs
SK	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1	VIPP = 2.5 V		0.40		v/µs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,		32		nV/√Hz
вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R <sub>L</sub> = 100 kΩ,	C <sub>L</sub> = 20 pF, See Figure 1		55		kHz
В <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,		525		kHz
φm	Phase margin	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 20 pF,	f = B <sub>1</sub> , See Figure 3		40°		

# operating characteristics, $V_{DD}$ = 10 V, $T_A$ = 25°C


	PARAMETER	TEST CO	TEST CONDITIONS		TLC27M4Y		
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
SR		RL = 100 kΩ, CL = 20 pF,	VIPP = 1 V		0.62		1////
SK	Slew rate at unity gain	See Figure 1	VIPP = 5.5 V		0.56		V/µs
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,		32		nV/√Hz
B <sub>OM</sub>	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ R <sub>L</sub> = 100 kΩ,	C <sub>L</sub> = 20 pF, See Figure 1		35		kHz
В <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,		635		kHz
φm	Phase margin	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 20 pF,	f = B <sub>1</sub> , See Figure 3		43°		


SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### PARAMETER MEASUREMENT INFORMATION

#### single-supply versus split-supply test circuits

Because the TLC27M4 and TLC27M9 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.







(a) SINGLE SUPPLY

(b) SPLIT SUPPLY

Figure 1. Unity-Gain Amplifier



(a) SINGLE SUPPLY



(b) SPLIT SUPPLY






Figure 3. Gain-of-100 Inverting Amplifier



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### PARAMETER MEASUREMENT INFORMATION

#### input bias current

Because of the high input impedance of the TLC27M4 and TLC27M9 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution—many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current; the voltage drop across the series resistor is measured and the bias current is calculated. This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (J and N packages)

#### low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the *Typical Characteristics* of this data sheet.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### PARAMETER MEASUREMENT INFORMATION

#### input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

#### full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output, while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.



Figure 5. Full-Power-Response Output Signal

#### test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

### **TYPICAL CHARACTERISTICS**


			FIGURE
VIO	Input offset voltage	Distribution	6, 7
αγιο	Temperature coefficient of input offset voltage	Distribution	8, 9
VOH	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
V <sub>OL</sub>	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
AVD	Differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
I <sub>IB</sub>	Input bias current	vs Free-air temperature	22
IIO	Input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	29
B <sub>1</sub>	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
	Phase shift	vs Frequency	32, 33
<sup>¢</sup> m	Phase margin	vs Supply voltage vs Free-air temperature vs Load capacitance	34 35 36
Vn	Equivalent input noise voltage	vs Frequency	37

### **Table of Graphs**




SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **TYPICAL CHARACTERISTICS**




#### Figure 6






#### DISTRIBUTION OF TLC27M4 INPUT OFFSET VOLTAGE




#### Figure 7

#### DISTRIBUTION OF TLC27M4 AND TLC27M9 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT






SLOS093C - OCTOBER 1987 - REVISED MAY 1999



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLOS093C - OCTOBER 1987 - REVISED MAY 1999



**TYPICAL CHARACTERISTICS<sup>†</sup>** 



SLOS093C - OCTOBER 1987 - REVISED MAY 1999




**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLOS093C - OCTOBER 1987 - REVISED MAY 1999

vs




#### **TYPICAL CHARACTERISTICS<sup>†</sup>**




16








SLOS093C - OCTOBER 1987 - REVISED MAY 1999



**TYPICAL CHARACTERISTICS<sup>†</sup>** 



SLOS093C - OCTOBER 1987 - REVISED MAY 1999



TYPICAL CHARACTERISTICS<sup>†</sup>



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

**40**°

**38**°

0

2

4

6

8

V<sub>DD</sub> – Supply Voltage – V


Figure 34

10

12

14

16



<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



**37**°

35°

- 75

-50

-25

0

Figure 35

25

T<sub>A</sub> – Free-Air Temperature – °C

50


75

100

125

SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **TYPICAL CHARACTERISTICS**





SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### APPLICATION INFORMATION

#### single-supply operation

While the TLC27M4 and TLC27M9 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27M4 and TLC27M9 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27M4 and TLC27M9 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.





Figure 38. Inverting Amplifier With Voltage Reference



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **APPLICATION INFORMATION**

single-supply operation (continued)



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common Versus Separate Supply Rails

#### input characteristics

The TLC27M4 and TLC27M9 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at  $V_{DD} - 1$  V at  $T_A = 25^{\circ}$ C and at  $V_{DD} - 1.5$  V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLC27M4 and TLC27M9 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1  $\mu$ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27M4 and TLC27M9 are well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the *Parameter Measurement Information* section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

Unused amplifiers should be connected as unity-gain followers to avoid possible oscillation.

#### noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27M4 and TLC27M9 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k $\Omega$ , since bipolar devices exhibit greater noise currents.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **APPLICATION INFORMATION**

#### noise performance (continued)





Figure 40. Guard-Ring Schemes

(c) UNITY-GAIN AMPLIFIER


#### output characteristics

The output stage of the TLC27M4 and TLC27M9 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.


All operating characteristics of the TLC27M4 and TLC27M9 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



(a)  $C_L = 20 \text{ pF}$ ,  $R_L = \text{NO LOAD}$ 



(b)  $C_L = 170 \text{ pF}$ ,  $R_L = \text{NO LOAD}$ 



(c)  $C_L = 190 \text{ pF}$ ,  $R_L = \text{NO LOAD}$ 




Figure 41. Effect of Capacitive Loads and Test Circuit




SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **APPLICATION INFORMATION**

#### output characteristics (continued)

Although the TLC27M4 and TLC27M9 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor ( $R_P$ ) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately 60  $\Omega$  and 180  $\Omega$ , depending on how hard the operational amplifier input is driven. With very low values of  $R_P$ , a voltage offset from 0 V at the output occurs. Second, pullup resistor  $R_P$  acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.



#### feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

#### electrostatic discharge protection

The TLC27M4 and TLC27M9 incorporate an internal electrostatic discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices, as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature-dependent and have the characteristics of a reverse-biased diode.

#### latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27M4 and TLC27M9 inputs and outputs were designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1  $\mu$ F typical) located across the supply rails as close to the device as possible.



SLOS093C - OCTOBER 1987 - REVISED MAY 1999

#### **APPLICATION INFORMATION**

#### latch-up (continued)

The current path established if latch-up occurs is usually between the positive supply rail and ground; it can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.





Figure 45. Precision Low-Current Sink



SLOS093C - OCTOBER 1987 - REVISED MAY 1999





NOTE A: Low to medium impedance dynamic mike







Figure 47. Photo-Diode Amplifier With Ambient Light Rejection



SLOS093C - OCTOBER 1987 - REVISED MAY 1999



### **APPLICATION INFORMATION**






Figure 49. Single-Rail AC Amplifier



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated