



**STP7NB40
STP7NB40FP**

N - CHANNEL ENHANCEMENT MODE PowerMESH™ MOSFET

PRELIMINARY DATA

TYPE	V _{DSS}	R _{D(on)}	I _D
STP7NB40	400 V	< 0.9 Ω	7.0 A
STP7NB40FP	400 V	< 0.9 Ω	4.4 A

- TYPICAL R_{D(on)} = 0.75 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED

DESCRIPTION

Using the latest high voltage MESH OVERLAY™ process, SGS-Thomson has designed an advanced family of power MOSFETs with outstanding performances. The new patent pending strip layout coupled with the Company's proprietary edge termination structure, gives the lowest R_{D(on)} per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVE

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value		Unit
		STP7NB40	STP7NB40FP	
V _{DS}	Drain-source Voltage (V _{GS} = 0)	400	400	V
V _{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	400	400	V
V _{GS}	Gate-source Voltage	± 30	± 30	V
I _D	Drain Current (continuous) at T _c = 25 °C	7	4.4	A
I _D	Drain Current (continuous) at T _c = 100 °C	4.4	2.8	A
I _{DM(•)}	Drain Current (pulsed)	28	28	A
P _{tot}	Total Dissipation at T _c = 25 °C	100	35	W
	Derating Factor	0.8	0.28	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	4.5	4.5	V/ns
V _{ISO}	Insulation Withstand Voltage (DC)	—	2000	V
T _{stg}	Storage Temperature	-65 to 150		°C
T _j	Max. Operating Junction Temperature	150		°C


(•) Pulse width limited by safe operating area

(1) I_{SD} ≤ 7A, di/dt ≤ 200 A/μs, V_{DD} ≤ V_{(BR)DSS}, T_j ≤ T_{JMAX}


This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

January 1998

1/4



INTERNAL SCHEMATIC DIAGRAM



STP7NB40/FP

THERMAL DATA

			TO-220	TO-220FP	
R _{thj-case}	Thermal Resistance Junction-case	Max	1.25	3.57	°C/W
R _{thj-amb} R _{thc-sink}	Thermal Resistance Junction-ambient Thermal Resistance Case-sink	Max Typ	62.5 0.5 300	0.5 300	°C/W °C/W °C
T _I	Maximum Lead Temperature For Soldering Purpose				

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max, δ < 1%)	7	A
E _{AS}	Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)	300	mJ

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	I _D = 250 μA V _{GS} = 0	400			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating T _c = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 30 V			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} I _D = 250 μA	3	4	5	V
R _{D5(on)}	Static Drain-source On Resistance	V _{GS} = 10V I _D = 3.5 A		0.75	0.9	Ω
I _{D(on)}	On State Drain Current	V _{DS} > I _{D(on)} × R _{D5(on)max} V _{GS} = 10 V	7			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} > I _{D(on)} × R _{D5(on)max} I _D = 3.5 A	2.5	4.2		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 25 V f = 1 MHz V _{GS} = 0		705 132 17	720 175 25	pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Time Rise Time	$V_{DD} = 200 \text{ V}$ $I_D = 3.5 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 3)		11.5 7.5	16 11	ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 320 \text{ V}$ $I_D = 7 \text{ A}$ $V_{GS} = 10 \text{ V}$		21 7.3 8.5	30	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(V_{off})}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 320 \text{ V}$ $I_D = 7 \text{ A}$ $R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, figure 5)		9.5 9 16.5	15 14 25	ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} $I_{SDM}(\bullet)$	Source-drain Current Source-drain Current (pulsed)				7 28	A A
$V_{SD} (\ast)$	Forward On Voltage	$I_{SD} = 7 \text{ A}$ $V_{GS} = 0$			1.6	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 7 \text{ A}$ $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 100 \text{ V}$ $T_j = 150^\circ\text{C}$ (see test circuit, figure 5)		300 2 13.7		ns μC A

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

(\bullet) Pulse width limited by safe operating area

STP7NB40/FP

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1998 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A