



5V Linear Controller/Driver

Description

The CS8127 contains all the necessary control circuitry to implement a 5V linear regulator. An external pass device is used to produce superior performance compared to conventional monolithic regulators. The CS8127 with a TIP42 PNP transistor typically provides a 100mV dropout voltage at 500mA, increasing to 350mV at 3A. Quiescent current at 500mA is only 5mA. Monolithic regulators cannot approach these figures because their power transistors do not provide the high beta and excellent saturation characteristics at high currents. The CS8127 is compatible with a wide variety of external transistors, allowing flexibility for thermal, space, and cost management.

The CS8127 includes thermal shutdown, externally programmable current limit, and over-voltage shutdown, making it suitable for use in automotive and switching regulator post regulator applications. An optional external RC filter added to the CS8127 supply lead provides EMC hardening in addition to the on-chip EMC hardening. The SENSE

lead allows remote sensing of the output voltage for improved regulation.

An active microprocessor RESET function is included on-chip with externally programmable delay time. During power-up, or after detection of any error in the regulated output, the RESET lead will remain in the low state for the duration of the delay. Types of errors include short circuit, low input voltage, overvoltage shutdown, thermal shutdown, or others that cause the output to become unregulated. This function is independent of the input voltage and will function correctly with an output voltage as low as 1V. Hysteresis is included in both the reset and delay comparators for noise immunity and to prevent oscillations. A latching discharge circuit is used to discharge the delay capacitor, even when triggered by a relatively short fault condition. This circuit improves upon the commonly used SCR structure by providing improved noise immunity and full capacitor discharge (0.2V typ).

Features


- **Externally Set Delay for** Reset
- **60V Peak Transient** Capability
- **Internal Thermal Overload Protection**
- 3% Output Accuracy
- **Active RESET**
- **Noise Immunity**
- On Chip EMC Hardening **Protection Incorporated**
- **Externally Set Current** Limit

Package Options

8L SO & 8L PDIP



Block Diagram




Semiconductor

Absolute Maximum Ratings				
Power Dissipation	Internally Limited			
Input Voltage				
Transient Input Voltage				
Output Current				
ESD Susceptibility (Human Body Model)	2kV			
Junction Temperature	45°C to 150°C			
Storage Temperature	55°C to 150°C			
Lead Temperature Soldering				
Wave Solder (through hole styles only)	10 sec. max, 260°C peak			
Reflow (SMD styles only)				

Electrical Characteristics:	T_A =-40°C to +125°C, T_J =-40°C to +150°C, (unless otherwise noted	V _{IN} =6 to 26V, I	I _{OUT} =5 to 500n	nA, Per Test Circ	uit
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output Stage (V _{OUT})					
Output Voltage		4.85	5.00	5.15	V
Dropout Voltage	$I_{OUT} = 500 \text{mA}$, note 1		0.1	0.6	V
Supply Current I _Q	$\begin{split} &I_{OUT} \leq 10 mA \\ &I_{OUT} \leq 500 mA \\ &I_{OUT} \leq 3A, \text{ note } 1 \end{split}$		4 5 30	8 15	mA
Line Regulation	$6V \le V_{IN} \le 26V$, $I_{OUT} = 5mA$		12	50	mV
Load Regulation	$5V \leq I_{OUT} \leq 500 mA,~V_{IN} = 14V$		2	50	mV
Ripple Rejection	$\begin{split} f &= 120 Hz, 7V \leq V_{IN} \leq 17V, \\ I_{OUT} &= 350 mA \end{split}$	60	70		dB
$V_{\rm IN}$ Overvoltage Shutdown		32		40	V
Drive Current	$V_{SENSE} = 6V$		50		μΑ
	$V_{SENSE} = 0V$	25	250		mA
RESET and Delay Functions					
Delay Charge Current, I _{Charge}	$V_{Delay} = 2V$	5	10	15	μΑ
$\overline{RESET} \ Threshold \ V_{RTH} \\ V_{RTL}$	V _{OUT} Increasing V _{OUT} Decreasing	4.65 4.50	4.90 4.70	V_{OUT} -0.10 V_{OUT} -0.15	V V
\overline{RESET} Hysteresis V_{RH}		150	200	250	mV
$\begin{array}{ccc} \text{Delay Threshold} & V_{\text{DTC}} \\ & V_{\text{DTD}} \end{array}$	Charge Discharge	3.25 2.80	3.50 3.00	3.75 3.40	V V
Delay Hysteresis, V _{DH}	V _{DTC} - V _{DTD}	200	400	800	mV
RESET Output Voltage Low	$1V < V_{OUT} < V_{RTL}$, $3k\Omega$ to V_{OUT}			0.4	V
RESET Output Leakage Current	$V_D > V_{DTC}$, $V_{OUT} > V_{RTH}$			10	μΑ
Delay Capacitor (V _{dis}) Discharge Voltage	Discharge Latched "ON", $V_{OUT} > V_{RTH}$		0.2	0.5	V
Delay Time	$C_{Delay} = 0.1 \mu F$, note 2	16	32	48	ms

_			
	kage	 III aa	 L: ~


		•
PACKAGE LEAD #	LEAD SYMBOL	FUNCTION
8L SO & PDIP		
1	V_{IN}	Unregulated supply voltage to the IC.
2	Sense	Kelvin connection which allows remote sensing of output voltage for improved regulation.
3	Delay	Timing CAP for RESET function
4	RESET	CMOS/TTL compatible open collector output. $\overline{\text{RESET}}$ goes low whenever V_{OUT} drops below 6% of it's typical value.
5	Ref Gnd	Ground connection
6	Pullup	Internal pullup transistor for $V_{\text{OUT}}.$ Also Sense pin for overvoltage shutdown.
7	Pwr Gnd	Ground connection
8	V_{OUT}	Supplies base current to PNP pass transistor or threshold voltage to FET pass transistor.



I_{OUT}(Amps)

I_{OUT}(Amps)

RESET Circuit Waveform



RESET Circuit Functional Description

The CS8127 $\overline{\text{RESET}}$ function is very precise, has hysteresis on both the $\overline{\text{RESET}}$ and Delay comparators, a latching Delay capacitor discharge circuit, and operation down to 1V.

The reset circuit output is an open collector type with ON and OFF parameters as specified. The reset output NPN transistor is controlled by the Low Voltage Inhibit and Reset Delay circuits (see Block Diagram).


Low Voltage Inhibit Circuit

This circuit monitors output voltage, and when output voltage is below V_{RTL} , causes the reset output transistor to be in the ON (saturation) state. When the output voltage is above V_{RTH} , this circuit permits the reset output transistor to go into the OFF state if allowed by the reset Delay circuit.

RESET Delay Circuit

This circuit provides a programmable (by external capacitor) delay on the \overline{RESET} output lead. The Delay lead provides source current to the external delay capacitor only when the Low Voltage Inhibit circuit indicates that output voltage is above $V_{RTH}.$ Otherwise, the Delay lead sinks current to ground (used to discharge the Delay capacitor). The discharge current is latched ON when the output voltage falls below $V_{RTL}.$ The Delay capacitor is fully discharged anytime the output voltage falls out of regulation, even for a short period of time. This feature ensures a controlled \overline{RESET} pulse is generated following the detection of an error condition. The circuit allows the \overline{RESET} output transistor to go to the OFF (open) state only when the voltage on the Delay lead is higher than $V_{DTC}.$

Test Circuit



Application Information

Overvoltage Shutdown

The CS8127 includes an over voltage shutdown circuit. Shutdown typically occurs at 36V.

Thermal Shutdown

The CS8127 includes a thermal shutdown circuit that disables the output when junction temperature exceeds approximately 180°C. This is a self-protection feature designed to protect the CS8127. The thermal shutdown circuit does not monitor the temperature of the pass transistor, which will probably be much hotter. To optimize thermal shutdown, board design should minimize the difference in temperature of the CS8127 and the pass device.

External Component Selection

External Pass Device - Select a pass device that will deliver the desired output current, withstand the maximum expected input voltage, and dissipate the resulting power. The CS8127 is compatible with a wide variety of Bipolar and FET pass transistors.

Output Capacitor - An output capacitor is required for stability in most applications. Though a 10μ F capacitor should be sufficient, regulator stability is dependent on the characteristics of the pass transistor. Capacitor effective series resistance (ESR) also factors in system stability. Some bench work may be required to determine the capacitor characteristics required for use in a particular application.

BIAS Resistor - This resistor provides bias current for the CS8127 output stage, and prevents the pass device from "leaking". It also speeds the turn-off of the pass device during an overvoltage transient. For proper operation over temperature, the recommended value is 560Ω , although it

may be increased or decreased for a particular application.

 R_{OUT} Resistor - This resistor controls the drive current available to the pass transistor. It also determines regulator start-up current and short circuit current limit. For bipolar pass transistors, it can be selected by use of the following formulae:

$$R_{OUT} = \frac{V_{IN(min)} - 1V}{I_{OUT(max)}} x \, \beta_{Q1}^{****}$$

*** β_{Q1} = Pass transistor minimum β @ maximum output current.

Typical start-up current and current limit can be calculated as follows:

$$I_{START} \approx \frac{4V}{R_{OUT}} + 5mA$$

$$I_{Limit} \approx \frac{V_{IN} - 1V}{R_{OUT}} x \ g_{Q1} \ @ Current \ Limit$$

For example, if the minimum input voltage is 6V, maximum output current is 1Amp, and minimum transistor β @ 1Amp is 60, then R_{OUT} can be calculated as follows:

$$R_{OUT} \approx \frac{6V - 1V}{1Amp} \times 60 = 300\Omega$$

$$I_{Start} \approx \frac{-4V}{300\Omega} + 5mA = 18.3mA$$

With V_{IN} = 14V, and a pass transistor β of 40 @ current limit:

$$I_{Limit} \approx \frac{14V - 1V}{300\Omega} \times 40 = 1.7 Amps$$


Package Specification


PACKAGE DIMENSIONS IN mm (INCHES)

	D			
Lead Count	Me	tric	Eng	glish
	Max	Min	Max	Min
8L PDIP	10.16	9.02	.400	.355
8L SO Narrow	5.00	4.80	.197	.189

PACKAGE THERMAL DATA

Therma	l Data	8 Lead PDIP	8 Lead SO Narrow	
RΘ _{JC}	typ	52	45	°C/W
$\overline{R\Theta_{JA}}$	typ	100	165	°C/W





Ordering Information

Part Number	Description
CS8127YN8	8 Lead PDIP
CS8127YD8	8 Lead SO Narrow
CS8127YDR8	8 Lead SO Narrow (tape & reel)

Cherry Semiconductor Corporation reserves the right to make changes to the specifications without notice. Please contact Cherry Semiconductor Corporation for the latest available information.
