SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

- Choice of Operating Speeds
 High-Speed, A Devices . . . 25 MHz Min
 Half-Power, A-2 Devices . . . 16 MHz Min
- Choice of Input/Output Configuration
- Package Options Include Both Ceramic DIP and Chip Carrier in Addition to Ceramic Flat Package

DEVICE	INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

description

These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allow for quick design of "custom" functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The Half-Power versions offer a choice of operating frequency, switching speeds, and power dissipation. In many cases, these Half-Power devices can result in significant power reduction from an overall system level.

The PAL16' M series is characterized for operation over the full military temperature range of –55°C to 125°C.


PAL16L8' J OR W PACKAGE

(TOP VIEW)



PAL16L8' PACKAGE

(TOP VIEW)




PAL is a registered trademark of Advanced Micro Devices Inc.

Texas 🐶

PAL16R4AM, PAL16R4A-2M, PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL^{\circledR} CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992






PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

functional block diagrams (positive logic)

PAL16L8AM PAL16L8A-2M



PAL16R4AM PAL16R4A-2M




PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL^{\circledR} CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

functional block diagrams (positive logic)

PAL16R6AM PAL16R6A-2M




PAL16R8AM PAL16R8A-2M



 \sim denotes fused inputs


logic diagram (positive logic)



PAL16R4AM, PAL16R4A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic)



PAL16R6AM, PAL16R6A-2M STANDARD HIGH-SPEED *PAL*[®] CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic) CLK 1 Increment First **Fuse** 28 8 12 16 20 31 24 **Numbers** 19 I/O 256 288 320 352 I = 0 384 416 448 480 >C1 544 576 608 640 I = 0768 800 832 864 896 928 960 992 **├**C1 1024 1056 1088 I = 0 1120 1152 1184 1216 1248 -**⊵**C1 1280 1312 1344 I = 01376 1408 1440 1472 1504 **>**C1 1536 1568 1600 1632 I = 07<mark>3</mark> Q 1D 1664 1696 > C1 1760 1792 1824 1856 1920 1984 2016 <<u>11</u> 0E Fuse number = First fuse number + Increment

PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

logic diagram (positive logic)



PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		. 7 V
Input voltage (see Note 1)		5.5 V
Voltage applied to disabled output (see Note 1)		5.5 V
Operating free-air temperature range	–55°C to	125°C
Storage temperature range	−65°C to	150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		5.5	V
V _{IL}	Low-level input voltage			0.8	V
IOH	High-level output current			-2	mA
lOL	Low-level output current			12	mA
TA	Operating free-air temperature	-55	25	125	°C



PAL16L8AM, PAL16R4AM, PAL16R6AM, PAL16R8AM STANDARD HIGH-SPEED *PAL*® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TEST CONDITION	S	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$			0.25	0.4	V
1	Outputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V- 27V				20	^
lozh	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_O = 2.7 V$				100	μΑ
lozL	Outputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V- 04V				-20	
IOZL	I/O ports	V _{CC} = 5.5 V,	$V_0 = 0.4 \text{ V}$				-100	μΑ
lį		V _{CC} = 5.5 V,	V _I = 5.5 V				0.2	mA
1	I/O Ports	\\ \\	V: 07V				100	^
lН	All others	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V				25	μА
	OE input		V 0.4V				-0.2	0
اال	All others	V _{CC} = 5.5 V,	V _I = 0.4 V				-0.1	mA
los [‡]		V _{CC} = 5.5 V,	V _O = 0.5 V		-30		-250	mA
ICC		V _{CC} = 5.5 V,	$V_{I} = 0,$	Outputs open		75	180	mA

timing requirements

			MIN	MAX	UNIT
fclock	Clock Frequency		0	25	MHz
t	Dulas duration (ass Note 2)	Clock high	15		
۱w	Pulse duration (see Note 2)	Clock low	20		ns
t _{su}	t _{SU} Setup time, input or feedback before CLK↑				ns
th	Hold time, input or feedback after CLK↑		0		ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP	MAX	UNIT
f _{max}				25	45		MHz
^t pd	I, I/O	O, I/O			15	30	ns
t _{pd}	CLK [↑]	Q	R1 = 390 Ω ,		10	20	ns
t _{en}	ŌĒ↓	Q	R2 = 750 Ω ,		15	25	ns
^t dis	ŌĒ↑	Q	See Figure 1		10	25	ns
t _{en}	I, I/O	O, I/O			14	30	ns
t _{dis}	I, I/O	O, I/O]		13	30	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test equipment degradation.

PAL16L8A-2M, PAL16R4A-2M, PAL16R6A-2M, PAL16R8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

electrical characteristics over recommended operating free-air temperature range

PAR	AMETER		TEST CONDITION	S	MIN	TYP [†]	MAX	UNIT
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 12 \text{ mA}$			0.25	0.4	V
1	Outputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V- 27V				20	^
lozh	I/O ports	$V_{CC} = 5.5 \text{ V},$	$V_O = 2.7 V$				100	μΑ
lozL	Outputs	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V- 04V				-20	^
IOZL	I/O ports	V _{CC} = 5.5 V,	$V_0 = 0.4 \text{ V}$				-100	μА
II		V _{CC} = 5.5 V,	V _I = 5.5 V				0.2	mA
1	I/O Ports	\\ \\	V: 07V				100	^
lН	All others	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V				25	μА
ſ.	OE input		V 0.4V				-0.2	0
اال	All others	V _{CC} = 5.5 V,	V _I = 0.4 V				-0.1	mA
los [‡]		V _{CC} = 5.5 V,	V _O = 0.5 V	·	-30		-250	mA
ICC		V _{CC} = 5.5 V,	$V_{I} = 0,$	Outputs open		75	90	mA

timing requirements

			MIN	MAX	UNIT
fclock	Clock Frequency		0	16	MHz
t	Dulas duration (ass Nata 2)	Clock high	25		20
, M	Pulse duration (see Note 2)	Clock low	25		ns
t _{su}	t _{SU} Setup time, input or feedback before CLK↑				ns
th	th Hold time, input or feedback after CLK↑				ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	түр†	MAX	UNIT
f _{max}				16	25		MHz
^t pd	I, I/O	O, I/O			25	40	ns
^t pd	CLK↑	Q	R1 = 390 Ω ,		11	25	ns
t _{en}	OE↓	Q	R2 = 750 Ω ,		20	25	ns
^t dis	OE↑	Q	See Figure 1		11	25	ns
t _{en}	I, I/O	O, I/O			25	40	ns
^t dis	I, I/O	O, I/O			25	35	ns


[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.





[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test equipment degradation.

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

PARAMETER MEASUREMENT INFORMATION









VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

(see Note D)





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

NOTES: A. C_L includes probe and jig capacitance and is 50 pF for t_{pd} and t_{en} , 5 pF for t_{dis} .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 10 MHz, t_r and $t_f \leq$ 2 ns, duty cycle = 50%
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.

 v_{OL}

E. Equivalent loads may be used for testing.

Figure 1. Load Circuit and Voltage Waveforms







12-Jan-2006

PACKAGING INFORMATION

81036072A ACTIVE LCCC FK 20 1 TBD Call TI N / A for PI 8103607RA ACTIVE CDIP J 20 1 TBD Call TI N / A for PI 8103607SA ACTIVE CFP W 20 1 TBD Call TI N / A for PI 81036082A ACTIVE LCCC FK 20 1 TBD Call TI N / A for PI 8103608RA ACTIVE CFP W 20 1 TBD Call TI N / A for PI 81036092A ACTIVE LCCC FK 20 1 TBD Call TI N / A for PI	kg Type kg Type
8103607SA ACTIVE CFP W 20 1 TBD Call TI N / A for PI 81036082A ACTIVE LCCC FK 20 1 TBD Call TI N / A for PI 8103608RA ACTIVE CDIP J 20 1 TBD Call TI N / A for PI 8103608SA ACTIVE CFP W 20 1 TBD Call TI N / A for PI	кд Туре
81036082A ACTIVE LCCC FK 20 1 TBD Call TI N / A for PI 8103608RA ACTIVE CDIP J 20 1 TBD Call TI N / A for PI 8103608SA ACTIVE CFP W 20 1 TBD Call TI N / A for PI	
8103608RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Plants 8103608SA ACTIVE CFP W 20 1 TBD Call TI N / A for Plants	ra Type
8103608SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pi	vg rype
	кд Туре
81036092A ACTIVE LCCC EK 20 1 TRD Call TI N / A for PI	кд Туре
TOTOGOGETY ACTIVE LOCO IT 20 I IDD CALL IN/AIDIFF	кд Туре
8103609RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
8103609SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pi	кд Туре
81036102A ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	кд Туре
8103610RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
8103610SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pi	кд Туре
81036112A ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	кд Туре
8103611RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
8103611SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
81036122A ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	кд Туре
8103612RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
8103612SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
81036132A ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	кд Туре
8103613RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
8103613SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
81036142A ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	кд Туре
8103614RA ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
8103614SA ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
PAL16L8A-2MFKB ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	кд Туре
PAL16L8A-2MJ ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16L8A-2MJB ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16L8A-2MWB ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
PAL16L8AMFKB ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16L8AMJ ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16L8AMJB ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16L8AMWB ACTIVE CFP W 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R4A-2MFKB ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pk	
PAL16R4A-2MJ ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R4A-2MJB ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R4A-2MWB ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
PAL16R4AMFKB ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R4AMJ ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R4AMJB ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R4AMWB ACTIVE CFP W 20 1 TBD Call TI N / A for Pk	кд Туре
PAL16R6A-2MFKB ACTIVE LCCC FK 20 1 TBD Call TI N / A for Pi	кд Туре
PAL16R6A-2MJ ACTIVE CDIP J 20 1 TBD Call TI N / A for Pi	кд Туре



PACKAGE OPTION ADDENDUM

12-Jan-2006

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
PAL16R6A-2MJB	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R6A-2MWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R6AMFKB	ACTIVE	LCCC	FK	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R6AMJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R6AMJB	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R6AMWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8A-2MFKB	ACTIVE	LCCC	FK	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8A-2MJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8A-2MJB	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8A-2MWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8AMFKB	ACTIVE	LCCC	FK	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8AMJ	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8AMJB	ACTIVE	CDIP	J	20	1	TBD	Call TI	N / A for Pkg Type
PAL16R8AMWB	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265