



# Intel® 830MP Chipset: 82830MP Graphics and Memory Controller Hub (GMCH-M)

[Datasheet](#)

---

*July 2001*

[www.DataSheet.in](http://www.DataSheet.in)

Order Number: **298338-001**



[www.DataSheet.in](http://www.DataSheet.in)

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 830MP Graphics-Memory Controller Hub- Mobile (GMCH-M) product may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol or the SMBus bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel® is a registered trademark of Intel Corporation and its subsidiaries in the United States and other countries.

\*Other brands and names are the property of their respective owners.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copyright © Intel Corporation 2001

# Contents

1	Introduction .....	13
1.1	Document References .....	13
2	Overview .....	14
2.1	Terminology .....	15
2.2	System Architecture .....	16
2.3	Host Interface .....	16
2.4	System Memory Interface .....	16
2.5	AGP Interface .....	17
3	Signal Description .....	18
3.1	Host Interface Signals .....	20
3.2	System Memory Interface .....	22
3.3	AGP Interface Signals .....	23
3.3.1	AGP Addressing Signals .....	23
3.3.2	AGP Flow Control Signals .....	24
3.3.3	AGP Status Signals .....	24
3.3.4	AGP Clocking Signals – Strobes .....	25
3.3.5	PCI Signals - AGP Semantics .....	26
3.3.6	PCI Pins During PCI Transactions on AGP Interface .....	27
3.4	Hub Interface Signals .....	28
3.5	Clocking and Reset .....	29
3.6	Intel 830MP Reserve Signals .....	30
3.6.1	Graphics Memory Interface .....	30
3.6.2	Dedicated Digital Video Port (DVOA) .....	31
3.7	Analog Display .....	32
3.7.1	Display Control Signals .....	33
3.8	Voltage References, PLL Power .....	34
3.9	Strap Signals .....	35
4	Register Description .....	36
4.1	Conceptual Overview of the Platform Configuration Structure .....	36
4.2	Routing Configuration Accesses to PCI0 or AGP/PCI .....	37
4.2.1	Intel 82830MP GMCH-M Configuration Cycle Flow Charts .....	38
4.2.2	PCI Bus Configuration Mechanism .....	38
4.2.3	PCI Bus #0 Configuration Mechanism .....	39
4.2.4	Primary PCI and Downstream Configuration Mechanism .....	39
4.2.5	AGP/PCI1 Bus Configuration Mechanism .....	40
4.2.6	Internal GMCH-M Configuration Register Access Mechanism .....	42
4.3	GMCH-M Register Introduction .....	42
4.4	I/O Mapped Registers .....	43
4.4.1	CONFIG_ADDRESS - Configuration Address Register .....	43
4.4.2	CONFIG_DATA - Configuration Data Register .....	45
4.5	GMCH-M Internal Device Registers .....	45
4.5.1	SDRAM Controller/Host-hub Interface Device Registers - Device #0 .....	46
4.5.1.1	VID - Vendor Identification Register - Device #0 .....	48
4.5.1.2	DID - Device Identification Register - Device #0 .....	48
4.5.1.3	PCICMD - PCI Command Register - Device #0 .....	49
4.5.1.4	PCISTS - PCI Status Register - Device #0 .....	50

4.5.1.5	RID - Revision Identification Register - Device #0 .....	51
4.5.1.6	SUBC - Sub-Class Code Register - Device #0 .....	51
4.5.1.7	BCC - Base Class Code Register - Device #0 .....	51
4.5.1.8	MLT - Master Latency Timer Register - Device #0.....	52
4.5.1.9	HDR - Header Type Register - Device #0 .....	52
4.5.1.10	APBASE - Aperture Base Configuration Register - Device #0.....	53
4.5.1.11	SVID - Subsystem Vendor ID - Device #0.....	54
4.5.1.12	SID - Subsystem ID - Device #0.....	54
4.5.1.13	CAPPTR - Capabilities Pointer - Device #0 .....	54
4.5.1.14	RRBAR - Register Range Base Address Register - Device #0 .....	55
4.5.1.15	GCC0 - GMCH Control Register #0 - Device #0 .....	56
4.5.1.16	GCC1—GMCH Control Register #1 - Device #0 .....	58
4.5.1.17	FDHC - Fixed DRAM Hole Control Register - Device #0 .....	58
4.5.1.18	PAM(6:0) - Programmable Attribute Map Registers - Device #0 ...	59
4.5.1.19	DRB — DRAM Row Boundary Register - Device #0 .....	62
4.5.1.20	DRA — DRAM Row Attribute Register - Device #0 .....	63
4.5.1.21	DRT—DRAM Timing Register - Device #0 .....	64
4.5.1.22	DRC - DRAM Controller Mode Register - Device #0.....	66
4.5.1.23	DTC - DRAM Throttling Control Register - Device #0.....	68
4.5.1.24	SMRAM - System Management RAM Control Register - Device #070	
4.5.1.25	ESMRAMC - Extended System Management RAM Control Register - Device #0 .....	71
4.5.1.26	ERRSTS – Error Status Register – Device #0 .....	72
4.5.1.27	ERRCMD - Error Command Register - Device #0 .....	73
4.5.1.28	ACAPID - AGP Capability Identifier Register - Device #0 .....	75
4.5.1.29	AGPSTAT - AGP Status Register - Device #0 .....	76
4.5.1.30	AGPCMD - AGP Command Register - Device #0.....	77
4.5.1.31	AGPCTRL - AGP Control Register - Device #0 .....	78
4.5.1.32	AFT – AGP Functional Test Register – Device #0 .....	78
4.5.1.33	APSIZE— Aperture Size - Device #0 .....	78
4.5.1.34	ATTBASE— Aperture Translation Table Base Register - Device #079	
4.5.1.35	AMTT—AGP Interface Multi-Transaction Timer Register - Device #0 .....	79
4.5.1.36	LPTT—Low Priority Transaction Timer Register - Device #0 .....	80
4.5.1.37	BUFF_SC – System Memory Buffer Strength Control Register - Device #0.....	81
4.5.1.37.1	SDR Drive Strength Register Description .....	81
4.5.2	HOST-AGP Bridge Registers - Device #1.....	84
4.5.2.1	VID1 - Vendor Identification Register - Device #1 .....	85
4.5.2.2	DID1 - Device Identification Register - Device #1 .....	85
4.5.2.3	PCICMD1 - PCI-PCI Command Register - Device #1.....	86
4.5.2.4	PCISTS1 - PCI-PCI Status Register - Device #1 .....	87
4.5.2.5	RID1 - Revision Identification Register - Device #1 .....	87
4.5.2.6	SUBC1 - Sub-Class Code Register - Device #1 .....	88
4.5.2.7	BCC1 - Base Class Code Register - Device #1 .....	88
4.5.2.8	MLT1 - Master Latency Timer Register - Device #1.....	88
4.5.2.9	HDR1 - Header Type Register - Device #1 .....	89
4.5.2.10	PBUSN - Primary Bus Number Register - Device #1.....	89
4.5.2.11	SBUSN - Secondary Bus Number Register - Device #1 .....	89
4.5.2.12	SUBUSN - Subordinate Bus Number Register - Device #1 .....	90
4.5.2.13	SMLT - Secondary Master Latency Timer Register - Device #1 ....	90
4.5.2.14	IOBASE - I/O Base Address Register - Device #1 .....	91
4.5.2.15	IOLIMIT - I/O Limit Address Register - Device #1 .....	91
4.5.2.16	SSTS - Secondary PCI-PCI Status Register - Device #1.....	92

	4.5.2.17	MBASE - Memory Base Address Register - Device #1 .....	93
	4.5.2.18	MLIMIT - Memory Limit Address Register - Device #1 .....	93
	4.5.2.19	PMBASE - Prefetchable Memory Base Address Register - Device #1 .....	95
	4.5.2.20	PMLIMIT - Prefetchable Memory Limit Address Register - Device #1 .....	95
	4.5.2.21	BCTRL - PCI-PCI Bridge Control Register - Device #1 .....	96
	4.5.2.22	ERRCMD1 - Error Command Register - Device #1 .....	98
5		Functional Description .....	99
	5.1	System Address Map .....	99
	5.1.1	System Memory Address Ranges .....	99
	5.1.2	Compatibility Area .....	101
	5.1.2.1	DOS Area (00000h-9FFFFh) .....	102
	5.1.2.2	Legacy VGA Ranges (A0000h-BFFFFh) .....	102
	5.1.2.3	Compatible SMRAM Address Range (A0000h-BFFFFh) .....	102
	5.1.2.4	Monochrome Adapter (MDA) Range (B0000h - B7FFFh) .....	102
	5.1.2.5	Expansion Area (C0000h-DFFFFh) .....	103
	5.1.2.6	Extended System BIOS Area (E0000h-EFFFFh) .....	103
	5.1.2.7	System BIOS Area (F0000h-FFFFFFh) .....	103
	5.1.3	Extended Memory Area .....	103
	5.1.3.1	Main System SDRAM Address Range (0010_0000h to Top of Main Memory) .....	103
	5.1.3.1.1	15 MB-16 MB Window .....	104
	5.1.3.1.2	Pre-allocated Memory .....	104
	5.1.3.2	Extended SMRAM Address Range (HSEG and TSEG) .....	104
	5.1.3.2.1	HSEG .....	104
	5.1.3.2.2	TSEG .....	104
	5.1.3.3	PCI Memory Address Range (Top of Main Memory to 4 GB) .....	104
	5.1.3.4	Configuration Space (FEC0_0000h -FECF_FFFFh, FEE0_0000h-FEEF_FFFFh) .....	105
	5.1.3.5	High BIOS Area (FFE0_0000h -FFFF_FFFFh) .....	105
	5.1.4	AGP Memory Address Ranges .....	105
5.2		Host Interface .....	106
	5.2.1	Overview .....	106
	5.2.2	Intel Pentium III Processor-M Unique PSB Activity .....	106
	5.2.3	Host Addresses Above 4 GB .....	108
	5.2.4	Host Bus Cycles .....	109
	5.2.4.1	Partial Reads .....	109
	5.2.4.2	Part-Line Read and Write Transactions .....	109
	5.2.4.3	Cache Line Reads .....	109
	5.2.4.4	Partial Writes .....	109
	5.2.4.5	Cache Line Writes .....	109
	5.2.4.6	Memory Read and Invalidate (Length > 0) .....	109
	5.2.4.7	Memory Read and Invalidate (Length = 0) .....	109
	5.2.4.8	Memory Read (Length = 0) .....	110
	5.2.4.9	Host Initiated Zero-Length R/W Cycles .....	110
	5.2.4.10	Cache Coherency Cycles .....	110
	5.2.4.11	Interrupt Acknowledge Cycles .....	111
	5.2.4.12	Locked Cycles .....	111
	5.2.4.12.1	CPU<->System SDRAM Locked Cycles .....	111
	5.2.4.12.2	CPU<->Hub Interface Locked Cycles .....	111
	5.2.4.12.3	CPU<->AGP/PCI Locked Cycles .....	111
	5.2.4.13	Branch Trace Cycles .....	111

	5.2.4.14	Special Cycles .....	111
	5.2.5	In-Order Queue Pipelining.....	113
	5.2.6	Write Combining .....	113
5.3		System Memory Interface .....	113
	5.3.1	SDRAM Interface Overview .....	113
	5.3.2	SDRAM Organization and Configuration .....	114
	5.3.2.1	Configuration Mechanism for SO-DIMMs.....	114
	5.3.2.1.1	Memory Detection and Initialization .....	114
	5.3.2.1.2	SDRAM Register Programming .....	115
	5.3.3	SDRAM Address Translation and Decoding.....	115
	5.3.4	SDRAM Performance Description.....	116
5.4		AGP Interface .....	116
	5.4.1	AGP Target Operations.....	117
	5.4.2	AGP Transaction Ordering .....	118
	5.4.3	AGP Electricals .....	118
	5.4.4	Support for PCI-66 Devices.....	118
	5.4.5	4x AGP Protocol.....	118
	5.4.6	Fast Writes .....	118
	5.4.7	AGP-to-Memory Read Coherency Mechanism.....	119
	5.4.8	PCI Semantic Transactions on AGP .....	119
	5.4.8.1	PCI Read Snoop-Ahead and Buffering .....	119
	5.4.8.2	GMCH-M Initiator and Target Operations .....	120
	5.4.8.3	GMCH-M Retry/Disconnect Conditions .....	122
	5.4.8.4	Delayed Transaction.....	122
5.5		GMCH-M Power and Thermal Management.....	123
	5.5.1	ACPI 2.0 Support .....	123
	5.5.2	ACPI States Supported .....	123
	5.5.3	Intel 830MP Chipset System and CPU States .....	125
	5.5.4	Intel 830MP Chipset CPU “C” States .....	125
	5.5.4.1	Full-On (C0) .....	125
	5.5.4.2	Auto-Halt (C1).....	125
	5.5.4.3	Quickstart (C2).....	125
	5.5.4.4	Deep Sleep (C3).....	126
	5.5.5	Intel 830MP Chipset AGP_BUSY# Protocol with External Graphics .....	126
	5.5.6	Intel SpeedStep™ Technology .....	126
	5.5.7	Intel 830MP Chipset System “S” States .....	127
	5.5.7.1	Powered-On-Suspend (POS) (S1) .....	127
	5.5.7.2	Suspend-To-RAM (STR) (S3) .....	127
	5.5.7.3	S4 (SUSPEND TO DISK), S5 (Soft Off) State .....	127
	5.5.8	System Memory Dynamic CKE support.....	127
	5.5.9	GMCH-M Thermal Management.....	128
	5.5.9.1	System Bandwidth Monitoring and Throttling .....	128
5.6		Clocking.....	128
5.7		XOR Test Chains.....	128
	5.7.1.1	Test Mode Entry .....	128
	5.7.1.2	RAC Chain Initialization .....	129
	5.7.1.3	XOR Chain Test Pattern Consideration for Differential Pairs.....	131
	5.7.1.4	XOR Chain Exclusion List .....	132
	5.7.1.5	NC Balls.....	133
	5.7.1.6	XOR Chain Connectivity/Ordering.....	134
6		Performance.....	146
7		Mechanical Specification.....	147



7.1	Intel 830MP Chipset GMCH-M Ballout Diagram.....	147
7.2	Intel 830MP Chipset GMCH-M Signal List.....	150
7.3	Intel 830MP Chipset Package Dimensions.....	159

## Figures

Figure 1. Intel 830MP Chipset Interface Block Diagram .....	14
Figure 2. Logical Bus Structure During PCI Configuration .....	37
Figure 3. Configuration Cycle Flow Chart .....	38
Figure 4. Hub Interface Type 0 Configuration Address Translation.....	39
Figure 5. Hub Interface Type 1 Configuration Address Translation.....	40
Figure 6. Mechanism #1 Type 0 Configuration Address to PCI Address Mapping .....	40
Figure 7. Mechanism #1 Type 1 Configuration Address to PCI Address Mapping .....	41
Figure 8. PAM Registers .....	60
Figure 9. Memory System Address Map.....	100
Figure 10. Detailed Memory System Address Map .....	101
Figure 11. XOR Chain Test Mode Entry Events Diagram .....	129
Figure 12. RAC Chain Timing Diagram .....	130
Figure 13. Intel 830MP Chipset Ballout (Left Side).....	148
Figure 14. Intel 830MP Chipset Ballout (Right Side) .....	149
Figure 15. Intel 830MP Chipset GMCH-M Package Dimensions .....	159



## Tables

Table 1. Signal Voltage Levels .....	19
Table 2. Host Interface Signal Descriptions .....	20
Table 3. System Memory Interface Signal Descriptions.....	22
Table 4. AGP Addressing Signal Descriptions .....	23
Table 5. AGP Flow Control Signal Descriptions.....	24
Table 6. AGP Status Signal Descriptions.....	24
Table 7. AGP Clock Signal-Strobe Descriptions .....	25
Table 8. PCI Signals – AGP Semantics Signal Descriptions .....	26
Table 9. Hub Interface Signal Descriptions .....	28
Table 10. Clocking and Reset Signal Descriptions .....	29
Table 11. Graphics Memory Interface Signal Descriptions .....	30
Table 12. Dedicated Digital Video Port (DVOA) Signal Descriptions.....	31
Table 13. Analog Display Signal Descriptions.....	32
Table 14. Display Control Signal Descriptions .....	33
Table 15. Voltage References, PLL Power Signal Descriptions .....	34
Table 16. Strap Signal Descriptions .....	35
Table 17. AGP/PCI1 Config Address Remapping.....	41
Table 18. Nomenclature for Access Attributes .....	45
Table 19. Host-Hub I/F Bridge/SDRAM Controller Configuration Space (Device #0).....	46
Table 20. Attribute Bit Assignment .....	59
Table 21. PAM Registers and Associated Memory Segments .....	61
Table 22. Summary of GMCH-M Error Sources, Enables and Status Flags .....	74
Table 23. Host-AGP Bridge Configuration Space (Device #1).....	84
Table 24. Memory Segments and Attributes .....	102
Table 25. Host Bus Transactions Supported by GMCH-M.....	107
Table 26. Host Bus Responses Supported by GMCH-M .....	108
Table 27. GMCH-M Responses to Host Initiated Special Cycles .....	112
Table 28. System Memory SO-DIMM Configurations .....	114
Table 29. Data Bytes on SO-DIMM Used for Programming SDRAM Registers.....	115
Table 30. Address Translation and Decoding .....	116
Table 31. AGP Commands Supported by GMCH-M When Acting as an AGP Target .....	117
Table 32. PCI Commands Supported by GMCH-M When Acting as a PCI Target .....	120
Table 33. PCI Commands Supported by GMCH-M When Acting as an AGP/PCI1 Initiator ...	121
Table 34. Intel 830MP Chipset System and CPU States .....	125
Table 35. RAC Chain Timing Descriptions .....	130
Table 36. XOR Chain Differential Pairs.....	131
Table 37. NC Ball and Associated XOR Chain .....	133
Table 38. XOR Chain AGP1.....	134
Table 39. XOR Chain AGP2.....	135
Table 40. XOR Chain DVO.....	136
Table 41. XOR Chain PSB1 .....	136
Table 42. XOR Chain PSB2 .....	138
Table 43. XOR Chain GPIO .....	140
Table 44. XOR Chain HUB.....	140
Table 45. XOR Chain SM1 .....	141
Table 46. XOR Chain SM2 .....	142
Table 47. XOR Chain CMOS.....	144
Table 48. XOR Chain RAC .....	144
Table 49. System Bandwidths.....	146
Table 50. Intel 830MP Chipset Ballout Signal Name List.....	150

## Revision History

---


Rev.	Description	Date
001	Initial Release	July 2001

# Intel® 830MP Chipset

## Product Features

- Mobile Processor/Host Bus Support
  - Optimized for Mobile Intel® Pentium® III Processor-M at 133-MHz host bus frequency
  - Supports 32-bit host bus addressing
  - 1.25V AGTL bus driver technology (gated AGTL receivers for reduced power)
  - Supports single/dual ended AGTL termination
- System Memory SDRAM Controller
  - Single Data Rate (SDR) SDRAM Support
    - Supports PC133 only
    - Four integrated 133- MHz System Memory Clocks
    - Supports 64-Mb, 128-Mb, 256-Mb, and 512-Mb technologies
    - Maximum of 1.0 GB of System Memory using 512-Mb technology
  - Supports LVTTTL signaling interface
- Hub Interface
  - Proprietary interconnect between GMCH-M and ICH3-M
- Accelerated Graphics Port (AGP) Interface
  - Supports a single AGP or PCI-66 device
  - AGP Support
    - Supports AGP 2.0 including 4x AGP data transfers
    - AGP 1.5V Signaling only
  - Fast Writes
  - PCI Support
- 66-MHz PCI 2.2 Specification compliant with the following exceptions: 1.5V but not 3.3V safe, AGP 2.0 specification electricals
- Power Management
  - APM Rev 1.2 compliant power management
  - ACPI 1.0b and 2.0 Support
    - System states: S0, S1, S3, S4, S5
    - CPU states: C0, C1, C2, C3
- Package
  - 625 PBGA
- IO Device Support
  - 82801CAM (I/O Controller Hub)

Intel 830MP Chipset Interface Block Diagram



# 1 Introduction

---


This document provides the external design specifications for notebook computer manufacturers.

## 1.1 Document References

- *Mobile Intel® Pentium® III Processor-M Datasheet* (298340-001)
- *PCI Local bus Specification 2.2*: Contact [www.pcisig.com](http://www.pcisig.com)
- *Intel® 82801CAM I/O Controller Hub 3 (ICH3-M) Datasheet* (290716-001)
- *Intel® 830MP Chipset Design Guide* (298339-001)
- *Advanced Graphic Port (AGP) 2.0 Specification*: Contact <ftp://download.intel.com/technology/agp/downloads/agp20.pdf>
- *Advanced Configuration and Power Management (ACPI) Specification 1.0b & 2.0*: Contact <http://www.teleport.com/~acpi/>
- *Advanced Power Management (APM) Specification 1.2*: Contact [http://www.microsoft.com/hwdev/busbios/amp\\_12.htm](http://www.microsoft.com/hwdev/busbios/amp_12.htm)
- *Write Combining Memory Implementation Guideline*: Contact <http://developer.intel.com/design/PentiumII/aplnots/244422.htm>
- *IA-32 Intel Architecture Software Developer Manual Volume 3: System Programming Guide*: Contact <http://developer.intel.com/design/Pentium4/manuals/24547203.pdf>

## 2 Overview

Figure 1. Intel 830MP Chipset Interface Block Diagram



## 2.1 Terminology

<b>GMCH3-MP (GMCH-M)</b>	The Intel 830MP Graphics and Memory Controller Hub-Mobile component that contains the CPU interface, system SDRAM controller, and AGP interface. It communicates with the ICH3-M over a proprietary interconnect called the hub interface.
<b>82801CAM I/O Controller Hub (ICH3-M)</b>	The ICH3-M is connected to the GMCH-M through a proprietary interconnect called the hub interface. This is the I/O Controller Hub or ICH component that contains the primary PCI interface, LPC interface, USB1.1, ATA-100 and other IO functions.
<b>Hub Interface</b>	The proprietary interconnect between the GMCH-M and the ICH3-M. In this document hub interface cycles originating from or destined for the ICH3-M are generally referred to as hub interface cycles. Hub cycles originating from or destined for the primary PCI interface on the ICH3-M are sometimes referred to as Hub Interface/PCI cycles.
<b>AGP</b>	Accelerated Graphics Port. Refers to the AGP/PCI interface that is in the GMCH-M. It supports a 1.5V 66/266 MHz component. PIPE# and SBA cycles are generally referred to as AGP transactions. FRAME# cycles are generally referred to as AGP/PCI transactions.
<b>AGP/PCI1</b>	The physical bus that is driven directly by the AGP/PCI1 Bridge (Device #1) in the GMCH-M. This is the primary AGP bus.
<b>Primary PCI</b>	The primary physical PCI (PCI0) bus that is driven directly by the ICH3-M component. It supports a 3.3V interface and is 5.0V tolerant, 33 MHz PCI 2.2 compliant components. Interaction between PCI0 and GMCH-M occurs over the hub interface. Note that even though the Primary PCI bus is referred to as PCI0 it is not PCI Bus #0 from a configuration standpoint.
<b>Secondary PCI</b>	The secondary physical PCI (PCI1) interface that is a subset of the AGP bus driven directly by the GMCH-M. It supports a subset of 1.5V, 66 MHz PCI 2.2 compliant components. Note that even though the Secondary PCI bus is referred to as PCI1 it may not be configured as PCI Bus #1.

## 2.2 System Architecture

The 82830MP Graphics Memory Controller Hub (GMCH-M) is a highly integrated hub that provides the CPU interface (optimized for the mobile Intel® Pentium® III Processor-M processor), the SDRAM system memory interface, a hub link interface to the 82801CAM I/O Controller Hub (ICH3-M), and is optimized for mobile Intel Pentium III Processor-M configurations at 133-MHz PSB.

- 1.25V AGTL host bus supporting 32-bit host addressing
- System SDRAM supports PC133 (LVTTL) SDRAM
- Supports 1.0 GB of system SDR
- AGP interface with 1x/2x/4x SBA/Data Transfer and 2x/4x Fast Write capability
- Hub interface to ICH3-M

## 2.3 Host Interface

The 830MP chipset GMCH-M is optimized for the Intel Pentium III Processor-M. The GMCH-M supports a PSB frequency of 133 MHz using 1.25V AGTL signaling. Single ended/dual ended termination AGTL is supported for single processor configurations. It supports 32-bit host addressing, decoding up to 4 GB of the CPU's memory address space. Host initiated I/O cycles are decoded to AGP/PCI1, Hub interface, or GMCH-M configuration space. Host initiated memory cycles are decoded to AGP/PCI1, Hub interface, or system SDRAM. All memory accesses from the Host interface that hit the graphics aperture are translated using an AGP address translation table. AGP/PCI1 device accesses to non-cacheable system memory are not snooped on the host bus. Memory accesses initiated from AGP/PCI1 using PCI semantics and from Hub interface to system SDRAM will be snooped on the host bus.

## 2.4 System Memory Interface

The Intel 830MP chipset GMCH-M integrates a system memory SDRAM controller with a 64-bit wide interface. The GMCH-M supports Single Data Rate (SDR) SDRAM for system memory. Consequently, the Intel 830MP chipset's system memory buffers support LVTTL signal interfaces.

Configured for Single Data Rate SDRAM, the Intel 830MPchipset's memory interface includes support for the following:

- Up to 1.0 GB of 133-MHz SDR SDRAM using 512-Mb technology
- PC133 SO-DIMMs
- Maximum of two SO-DIMMs, single-sided and/or double-sided
- The Intel 830MP chipset only supports four bank memory technologies.
- Four Integrated Clock buffers



## 2.5 AGP Interface

A single AGP or PCI-66 component or connector (not both) is supported by the GMCH-M's AGP interface. Support for a single PCI-66 device is limited to the subset supported by the *AGP 2.0 Specification*. The AGP/PCI1 buffers operate in 1.5V mode and support the AGP 1.5V Connector:

**Note:** 1.5V drive, not 3.3V safe.

This mode is compliant with the AGP 2.0 spec.

The AGP/PCI1 interface supports up to 4x AGP signaling and up to 4x Fast Writes. AGP semantic cycles to system SDRAM are not snooped on the host bus. PCI semantic cycles to system SDRAM are snooped on the host bus. The GMCH-M supports PIPE# or SBA[7:0] AGP address mechanisms, but not both simultaneously. Either the PIPE# or the SBA[7:0] mechanism must be selected during system initialization. The GMCH-M contains a 32-deep AGP request queue. High priority accesses are supported.

## 3 Signal Description

---

This section provides a detailed description of the Intel 82830MP GMCH-M signals. The signals are arranged in functional groups according to their associated interface.

The “#” symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When “#” is not present after the signal name the signal is asserted when at the high voltage level.

When not otherwise specified, “set” refers to changing a bit to its asserted state (a logical 1). Clear refers to changing a bit to its negated state (a logical 0). The following notations are used to describe the signal type:

The following notations are used to describe the signal type:

I	Input pin
O	Output pin
I/O	Bi-directional Input/Output pin
s/t/s	Sustained Tristate. This pin is driven to its inactive state prior to tri-stating.
as/t/s	Active Sustained Tristate. This applies to some of the Hub interface signals. This pin is weekly driven to its last driven value.

The signal description also includes the type of buffer used for the particular signal:

AGTL	Open Drain 1.25V AGTL interface signal. Refer to the AGTL+ I/O Specification for complete details. AGTL+ signals are “inverted bus” style where a low voltage represents a logical “1”.
AGP/1.5V	Signals used for AGP or 1.5V interfaces. AGP signals are compatible with AGP 2.0 1.5V Signaling Environment DC and AC Specifications. The buffers are not 3.3V tolerant.
LVTTL	Low Voltage TTL compatible signals. These are also 3.3V outputs.
CMOS	CMOS buffers.

Note that CPU address and data bus signals are logically inverted signals. In other words, the actual values are inverted of what appears on the CPU bus. This must be taken into account and the addresses and data bus signals must be inverted inside the GMCH-M. All CPU control signals follow normal convention. A 0 indicates an active level (low voltage) if the signal is followed by # symbol and a 1 indicates an active level (high voltage) if the signal has no # suffix.

Table 1 shows the V<sub>tt</sub>/V<sub>dd</sub> and V<sub>ref</sub> levels for the various interfaces.



**Table 1. Signal Voltage Levels**

<b>Interface</b>	<b>Vtt/Vdd (nominal)</b>	<b>Vref</b>
AGTL+	1.25V	$2/3 * V_{tt}$
1.5v/AGP	1.5V	$0.5 * V_{dd}$
LVTTTL	3.3V	$V_{ddq} * 0.5$
RSL (Reserved)	1.8V	1.4V
Hub Interface	1.8V	$0.5 * V_{dd}$

## 3.1 Host Interface Signals

Table 2. Host Interface Signal Descriptions

Signal Name	Type	Description
CPURST#	O AGTL+	<b>CPU Reset.</b> The CPURST# pin is an output from the GMCH-M. The GMCH-M asserts CPURST# while RESET# (PCIRST# from ICH3-M) is asserted and for approximately 1 ms after RESET# is deasserted. The CPURST# allows the CPUs to begin execution in a known state.  Note that the ICH3-M must provide CPU strap set-up and hold times around CPURST#. This requires strict synchronization between GMCH-M CPURST# deassertion and ICH3-M driving the straps.
HA[31:3]#	I/O AGTL+	<b>Host Address Bus:</b> HA[31:3]# connect to the CPU address bus. During CPU cycles the HA[31:3]# are inputs. The GMCH-M drives HA[31:3]# during snoop cycles on behalf of hub interface and AGP/Secondary PCI initiators. Note that the address bus is inverted on the CPU bus.
HD[63:0]#	I/O AGTL+	<b>Host Data:</b> These signals are connected to the CPU data bus. Note that the data signals are inverted on the CPU bus.
ADS#	I/O AGTL+	<b>Address Strobe:</b> The CPU bus owner asserts ADS# to indicate the first of two cycles of a request phase.
BNR#	I/O AGTL+	<b>Block Next Request:</b> Used to block the current request bus owner from issuing a new request. This signal is used to dynamically control the CPU bus pipeline depth.
BPRI#	O AGTL+	<b>Priority Agent Bus Request:</b> The GMCH-M is the only Priority Agent on the CPU bus. It asserts this signal to obtain the ownership of the address bus. This signal has priority over symmetric bus requests and will cause the current symmetric owner to stop issuing new transactions unless the HLOCK# signal was asserted.
DBSY#	I/O AGTL+	<b>Data Bus Busy:</b> Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.
DEFER#	O AGTL+	<b>Defer:</b> GMCH-M will generate a deferred response as defined by the rules of the GMCH-M's dynamic defer policy. The GMCH-M will also use the DEFER# signal to indicate a CPU retry response.
DRDY#	I/O AGTL+	<b>Data Ready:</b> Asserted for each cycle that data is transferred.
HIT#	I/O AGTL+	<b>Hit:</b> Indicates that a caching agent holds an unmodified version of the requested line. Also, driven in conjunction with HITM# by the target to extend the snoop window.
HITM#	I/O AGTL+	<b>Hit Modified:</b> Indicates that a caching agent holds a modified version of the requested line and that this agent assumes responsibility for providing the line. Also, driven in conjunction with HIT# to extend the snoop window.
HLOCK#	I AGTL+	<b>Host Lock:</b> All CPU bus cycles sampled with the assertion of HLOCK# and ADS#, until the negation of HLOCK# must be atomic, i.e. no hub interface or AGP/PCI snoopable access to SDRAM is allowed when HLOCK# is asserted by the CPU.
HREQ[4:0]#	I/O AGTL+	<b>Host Request Command:</b> Asserted during both clocks of request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type. The transactions supported by the GMCH-M Host Bridge are defined in the Host



		Interface section of this document.																		
HTRDY#	I/O AGTL+	<b>Host Target Ready:</b> Indicates that the target of the CPU transaction is able to enter the data transfer phase.																		
RS[2:0]#	I/O AGTL+	<b>Response Signals:</b> Indicates type of response according to the following table: <table border="1"><thead><tr><th><u>RS[2:0]</u></th><th><u>Response type</u></th></tr></thead><tbody><tr><td>000</td><td>Idle state</td></tr><tr><td>001</td><td>Retry response</td></tr><tr><td>010</td><td>Deferred response</td></tr><tr><td>011</td><td>Reserved (not driven by GMCH-M)</td></tr><tr><td>100</td><td>Hard Failure (not driven by GMCH-M)</td></tr><tr><td>101</td><td>No data response</td></tr><tr><td>110</td><td>Implicit Writeback</td></tr><tr><td>111</td><td>Normal data response</td></tr></tbody></table>	<u>RS[2:0]</u>	<u>Response type</u>	000	Idle state	001	Retry response	010	Deferred response	011	Reserved (not driven by GMCH-M)	100	Hard Failure (not driven by GMCH-M)	101	No data response	110	Implicit Writeback	111	Normal data response
<u>RS[2:0]</u>	<u>Response type</u>																			
000	Idle state																			
001	Retry response																			
010	Deferred response																			
011	Reserved (not driven by GMCH-M)																			
100	Hard Failure (not driven by GMCH-M)																			
101	No data response																			
110	Implicit Writeback																			
111	Normal data response																			
GTL_RCOMP	I/O	<b>GTL Compensation:</b> Used to calibrate the GTL interface buffers to match the board. This pin should be connected to an 80-Ω simple resistor to ground.																		

Total pins for this section: 113.

## 3.2 System Memory Interface

Table 3. System Memory Interface Signal Descriptions

Signal Name	Type	Description
SM_MA[12:0]	O LVTTTL	<b>Memory Address:</b> SM_MA[12:0] are used to provide the multiplexed row and column address to SDRAM.
SM_BA[1:0]	O LVTTTL	<b>Memory Bank Address:</b> These signals define the banks that are selected within each SDRAM row. The SM_MAn and SM_BA signals combine to address every possible location within a SDRAM device.
SM_MD[63:0]	I/O LVTTTL	<b>Memory Data:</b> These signals are used to interface to the SDRAM data bus.
SM_DQM[7:0]	O LVTTTL	<b>Input/Output Data Mask:</b> These pins act as synchronized output enables during read cycles and as byte enables during write cycles.
SM_CS[3:0]#	OLVTTTL	<b>Chip Select:</b> For the memory rows configured with SDRAM, these pins perform the function of selecting the particular SDRAM components during the active state. Note: There is one SM_CS per SDRAM row. These signals can be toggled on every rising System Memory Clock edge.
SM_RAS#	O LVTTTL	<b>SDRAM Row Address Strobe:</b> A table of the SDRAM commands supported by 830MP is given in the SDRAM section. SM_RAS# may be heavily loaded and requires 2 SDRAM clock cycles for setup time to the SDRAMs.
SM_CAS#	O LVTTTL	<b>SDRAM Column Address Strobe:</b> A table of the SDRAM commands supported by 830MP is given in the SDRAM section. SM_CAS# may be heavily loaded and requires 2 SDRAM clock cycles for setup time to the SDRAMs.
SM_WE#	O LVTTTL	<b>Write Enable Signal:</b> SM_WE# is asserted during writes to SDRAM. Refer to truth table of the SDRAM commands supported by 830MP, given in the SDRAM section. SM_WE# may be heavily loaded and requires 2 SDRAM clock cycles for setup time to the SDRAMs.
SM_CKE[3:0]	O LVTTTL	<b>Clock Enable:</b> These signals are used to signal a self refresh or power down command to a SDRAM array when entering system suspend. SM_CKE is also used to dynamically power down inactive SDRAM rows. There is one SM_CKE per SDRAM row. These signals can be toggled on every rising SM_CLK Clock edge.
SM_OCLK	O LVTTTL	<b>System Memory Output Clock:</b> This signal delivers a synchronized clock to the SM_RCLK pin.
SM_RCLK	I LVTTTL	<b>System Memory Return Clock:</b> This signal receives the synchronized clock from SM_OCLK.
SM_CLK [3:0]	O LVTTTL	<b>System Memory Clock:</b> These signals deliver a synchronized clock to the SDRAMs.
SM_RCOMP	I/O	<b>System Memory RCOMP:</b> Used to calibrate the system memory I/O buffers. This pin should be connected to a 27.5-Ω resistor tied to Vss.

Total pins for System Memory Section: 105.

## 3.3 AGP Interface Signals

### 3.3.1 AGP Addressing Signals

Table 4. AGP Addressing Signal Descriptions

Signal Name	Type	Description
PIPE#	I AGP	<b>Pipelined Read:</b> This signal is asserted by the current master to indicate a full width address is to be queued by the target. The master queues one request each rising clock edge while PIPE# is asserted. When PIPE# is deasserted no new requests are queued across the AD bus. PIPE# is a sustained tri-state signal from the master (graphics controller) and is an input to the GMCH-M.
SBA[7:0]	I AGP	<b>Sideband Address:</b> This bus provides an additional bus to pass address and command to the GMCH-M from the AGP master.

The above table contains two mechanisms to queue requests by the AGP master. Note that the master can only use one mechanism. When PIPE# is used to queue addresses, the master is not allowed to queue addresses using the SBA bus. For example, during configuration time, if the master indicates that it can use either mechanism, the configuration software will indicate which mechanism the master will use. Once this choice has been made, the master will continue to use the mechanism selected until the master is reset (and reprogrammed) to use the other mode. This change of modes is not a dynamic mechanism but rather a static decision when the device is first being configured after reset.

### 3.3.2 AGP Flow Control Signals

Table 5. AGP Flow Control Signal Descriptions

Signal Name	Type	Description
RBF#	I AGP	<b>Read Buffer Full:</b> Indicates if the master is ready to accept previously requested low priority read data. When RBF# is asserted the GMCH-M is not allowed to return low priority read data to the AGP master on the first block. RBF# is only sampled at the beginning of a cycle. If the AGP master is always ready to accept return read data then it is not required to implement this signal.
WBF#	I AGP	<b>Write Buffer Full:</b> Indicates if the master is ready to accept fast write data from the GMCH-M. When WBF# is asserted the GMCH-M is not allowed to drive fast write data to the AGP master. WBF# is only sampled at the beginning of a cycle. If the AGP master is always ready to accept fast write data then it is not required to implement this signal.

### 3.3.3 AGP Status Signals

Table 6. AGP Status Signal Descriptions

Signal Name	Type	Description
ST[2:0]	O AGP	<p><b>Status:</b> Provides information from the arbiter to the AGP Master on what it may do. ST[2:0] only have meaning to the master when its GNT# is asserted. When GNT# is deasserted these signals have no meaning and must be ignored.</p> <p>000 Indicates that previously requested low priority read data is being returned.</p> <p>001 Indicates that previously requested high priority read data is being returned.</p> <p>010 Indicates that the master is to provide low priority write data for a previously queued write command.</p> <p>011 Indicates that the master is to provide high priority write data for a previously queued write command.</p> <p>100 Reserved</p> <p>101 Reserved</p> <p>110 Reserved</p> <p>111 Indicates that the master has been given permission to start a bus transaction. The master may queue AGP requests by asserting PIPE# or start a PCI transaction by asserting FRAME#. ST[2:0] are always an output from the GMCH-M and an input to the master.</p>
AGP_BUSY#	OLVTTL	<b>AGP_BUSY#:</b> Output of the GMCH-M graphics controller to the ICH3-M, which indicates that certain graphics activity is taking place. It will indicate to the ACPI software to not enter the C3 state. It will also cause a C3 exit if C3 was being entered, or was already entered when AGP_BUSY# went active. AGP_BUSY# will be inactive when the graphics controller is in any ACPI state other than D0.
AGP_RCOMP	I/O	<b>AGP RCOMP:</b> Used to calibrate AGP I/O buffers. This signal has an external 55-Ω pull-down resistor.



### 3.3.4 AGP Clocking Signals – Strobes

Table 7. AGP Clock Signal-Strobe Descriptions

Signal Name	Type	Description
AD_STB0	I/O (s/t/s) AGP	<b>AD Bus Strobe-0:</b> Provides timing for 2x and 4x clocked data on AD[15:0] and C/BE[1:0]#. The agent that is providing data drives this signal.
AD_STB0#	I/O (s/t/s) AGP	<b>AD Bus Strobe-0 Complement:</b> The differential complement to the AD_STB0 signal. It is used to provide timing for 4x clocked data.
AD_STB1	I/O (s/t/s) AGP	<b>AD Bus Strobe-1:</b> Provides timing for 2x and 4x clocked data on AD[31:16] and C/BE[3:2]#. The agent that is providing data drives this signal.
AD_STB1#	I/O (s/t/s) AGP	<b>AD Bus Strobe-1 Complement:</b> The differential complement to the AD_STB1 signal. It is used to provide timing for 4x clocked data.
SB_STB	I AGP	<b>Sidband Strobe:</b> Provides timing for 2x and 4x clocked data on the SBA[7:0] bus. The AGP master drives it after the system has been configured for 2x or 4x clocked sideband address delivery.
SB_STB#	I AGP	<b>Sidband Strobe Complement:</b> The differential complement to the SB_STB signal. It is used to provide timing for 4x clocked data.

### 3.3.5 PCI Signals - AGP Semantics

PCI signals are redefined when used in AGP transactions that are carried using AGP protocol extension. For transactions on the AGP interface that are carried using PCI protocol, these signals completely preserve PCI 2.2 semantics. The exact roles of all PCI signals during AGP transactions are defined below.

**Table 8. PCI Signals – AGP Semantics Signal Descriptions**

Signal Name	Type	Description
G_FRAME#	I/O s/t/s AGP	Not used during an AGP pipelined transaction. <b>G_FRAME#</b> is an output from the GMCH-M during Fast Writes.
G_IRDY#	I/O s/t/s AGP	<b>G_IRDY#</b> indicates the AGP compliant master is ready to provide all write data for the current transaction. Once IRDY# is asserted for a write operation, the master is not allowed to insert wait states. The assertion of IRDY# for reads indicates that the master is ready to transfer to a subsequent block (32 bytes) of read data. The master is never allowed to insert a wait state during the initial data transfer (32 bytes) of a read transaction. However, it may insert wait states after each 32 byte block is transferred. (There is no G_FRAME# -- G_IRDY# relationship for AGP transactions.) For Fast Write transactions, G_IRDY# is driven by the GMCH-M to indicate when the write data is valid on the bus. The GMCH-M deasserts this signal to insert wait states on block boundaries.
G_TRDY#	I/O s/t/s AGP	<b>G_TRDY#</b> indicates the AGP compliant target is ready to provide read data for the entire transaction (when the transfer size is less than or equal to 32 bytes) or is ready to transfer the initial or subsequent block (32 bytes) of data when the transfer size is greater than 32 bytes. The target is allowed to insert wait states after each block (32 bytes) is transferred on both read and write transactions. For Fast Write transactions the AGP master uses this signal to indicate if and when it is willing to transfer a subsequent block.
G_STOP#	I/O s/t/s AGP	<b>G_STOP#</b> Not used during an AGP transaction. For Fast Write transactions G_STOP# is used to signal Disconnect or Target Abort terminations.
G_DEVSEL#	I/O s/t/s AGP	<b>G_DEVSEL#</b> Not used during an AGP transaction. For Fast Write transactions it is used when the transaction cannot complete during the block.
G_REQ#	I AGP	<b>G_REQ#</b> (Used to request access to the bus to initiate a PCI or AGP request.)
G_GNT#	O AGP	<b>G_GNT#</b> Same meaning as PCI but additional information is provided on ST[2:0]. The additional information indicates that the selected master is the recipient of previously requested read data (high or normal priority), it is to provide write data (high or normal priority), for a previously queued write command or has been given permission to start a bus transaction (AGP or PCI).
G_AD[31:0]	I/O AGP	<b>G_AD[31:0]</b> Same as PCI.
G_C/BE[3:0]#	I/O AGP	<b>G_C/BE[3:0]#</b> Slightly different meaning. Provides command information (different commands than PCI) when requests are being queued when using PIPE#. Provide valid byte information during AGP write transactions and are not



		used during the return of read data.
G_PAR	I/O AGP	<b>G_PAR</b> Same as PCI. Not used on AGP transactions but used during PCI transactions as defined by the PCI specification.

**NOTES:**

1. PCIRST# from the ICH3-M is connected to RESET# and is used to reset AGP interface logic within the GMCH-M. The AGP agent will also use PCIRST# provided by the as an input to reset its internal logic.
2. LOCK# signal is not supported on the AGP interface (even for PCI operations).
3. The SERR# and PERR# signals are not supported on the AGP interface.

Total pins for AGP section: 66.

### 3.3.6 PCI Pins During PCI Transactions on AGP Interface

PCI signals described in a previous table behave according to PCI 2.2 specifications when used to perform PCI transactions on the AGP Interface.

## 3.4 Hub Interface Signals

Table 9. Hub Interface Signal Descriptions

Signal Name	Type	Description
HL[10:0]	I/O (as/t/s) CMOS	<b>HL[10:0]</b> Hub Interface Signals. Signals used for the hub interface.
HLSTRB; HLSTRB#	I/O (as/t/s) CMOS	<b>HLSTRB; HLSTRB#</b> Hub Interface Strobe/Complement. The two differential strobe signals used to transmit or receive packet data.
HL_RCOMP	I/O	<b>HL_RCOMP</b> Hub Interface Compensation: Used to calibrate the hub I/O buffers. This signal has an external 55 ohm pull-down resistor.

Total pins for this section: 14.

## 3.5 Clocking and Reset

Table 10. Clocking and Reset Signal Descriptions

Signal Name	Type	Description
HTCLK; HTCLK#	I CMOS	<b>Host Clock In:</b> These pins receive a buffered host clock from the external clock synthesizer. This clock is used by all of the GMCH-M. The clock is also the reference clock for the graphics core PLL. This is a low voltage differential input.
GBOUT	O CMOS	<b>AGP/Hub Clock Reference Output:</b> This clock goes to the external AGP/Hub/PCI buffer.
GBIN	I CMOS	<b>AGP/Hub Input Clock:</b> 66 MHz, 3.3-V input clock from external buffer AGP/Hub-link interface.
GM_GCLK; GM_RCLK	O CMOS	<b>Reserved</b>
DCLKREF	I LVTTTL	<b>Reserved</b>
RESET#	I LVTTTL	<b>Reset In:</b> When asserted, this signal will asynchronously reset the GMCH-M logic. This signal is connected to the PCIRST# output of the ICH3-M. The ICH3-M drives this to 3.3V. All AGP/PCI output and bi-directional signals will also tri-state compliant to PCI rev 2.2 specifications. This input should have a Schmidt trigger to avoid spurious resets. Note that this input needs to be 3.3-V tolerant.

Total pins for Clocks/Resets section: 8.

## 3.6 Intel 830MP Reserve Signals

### 3.6.1 Graphics Memory Interface

Table 11. Graphics Memory Interface Signal Descriptions

Signal Name	Type	Description
DQ_A[7:0]	I/O RSL	Reserved
DQ_B[7:0]	I/O RSL	Reserved
RQ[7:0]	O RSL	Reserved
CTM;CTM#	I RSL	Reserved
CFM;CFM#	O RSL	Reserved
CMD	O CMOS	Reserved
SCK	O CMOS	Reserved
SIO	I/O CMOS	Reserved

Total pins for Graphics Direct RDRAM Section: 31.

### 3.6.2 Dedicated Digital Video Port (DVOA)

**Table 12. Dedicated Digital Video Port (DVOA) Signal Descriptions**

Signal Name	Type	Description
DVOA_CLK; DVOA_CLK#	O 1.5V	Reserved
DVOA_D[11:0]	O 1.5V	Reserved
DVOA_HSYNC	O 1.5V	Reserved
DVOA_VSYNC	O 1.5V	Reserved
DVOA_BLANK#	O 1.5V	Reserved
DVOA_RCOMP	I/O	Reserved
DVOA_INTR#	I 1.5V	Reserved
DVOA_CLKINT	I 1.5V	Reserved
DVOA_FLD/STL	I 1.5V	Reserved

Total pins for DVOA section: 21.

## 3.7 Analog Display

Table 13. Analog Display Signal Descriptions

Pin Name	Type	Description
VSYNC	O LVTTTL	Reserved
HSYNC	O LVTTTL	Reserved
RED	O Analog	Reserved
GREEN	O Analog	Reserved
BLUE	O Analog	Reserved
REFSET	I NA	Reserved
RED#	O Analog	Reserved
GREEN#	O Analog	Reserved
BLUE#	O Analog	Reserved

Total pins for Display section: 9.



### 3.7.1 Display Control Signals

**Table 14. Display Control Signal Descriptions**

Pin Name	Type	Description
DDC1_CLK	I/O LVTTTL	<b>Reserved</b>
DDC1_DATA	I/O LVTTTL	<b>Reserved</b>
I2C_CLK	I/O LVTTTL	<b>Reserved</b>
I2C_DATA	I/O LVTTTL	<b>Reserved</b>
DDC2_CLK	I/O LVTTTL	<b>Reserved</b>
DDC2_DATA	I/O LVTTTL	<b>Reserved</b>

Total pins for this section: 6

## 3.8 Voltage References, PLL Power

Table 15. Voltage References, PLL Power Signal Descriptions

Signal Name	Number	Description
GTL_REF[B:A]	2	<b>GTL Reference:</b> Reference voltage input for the Host AGTL interface. GTLREF is $2/3 * VTT$ . VTT is nominally 1.25V.
VTT	9	<b>Host Voltage:</b> VTT is nominally 1.25V for host signals.
AGPREF	1	<b>AGP Reference:</b> Reference voltage input for the AGP interface. AGPREF is $0.5 * V_{agpdd}$ when $V_{dd}=1.5V$ .
VCC_AGP	8	<b>AGP Voltage:</b> VDD is nominally 1.5V for AGP.
VCCQ_AGP	2	<b>AGP Quiet Voltage:</b> Quiet voltage for AGP interface is also 1.5V.
HLREF	1	<b>Hub Interface Reference:</b> Reference voltage input for the hub interface. HLREF is $0.5 * V_{dd}$ .
VCC_HUB	2	<b>Hub Interface Voltage:</b> VCC supplies for the hub interface are 1.8V.
SM_REF[B:A]	2	<b>System Memory Reference:</b> Reference voltage input for system memory is $VCC_{SM}/6 = .55V$ .
VCC_SM	14	<b>System Memory Voltage:</b> VCC supplies for system memory are 3.3V.
VCCQ_SM	5	<b>System Memory Quiet Voltage:</b> Quiet VCC for the system memory interface is 3.3V.
VCC_GPIO	2	<b>GPIO Voltage:</b> VCC supplies for general purpose I/O signals are 3.3V.
VCC_DVO	3	<b>DVO Voltage:</b> VCC supplies for digital video output signals are 1.5V.
VCCA_DAC; VSSA_DAC	21	<b>DAC Voltage:</b> VCCA and VSSA supplies for the DAC. VCCA_DAC is 1.8V.
RAM_REF[B:A]	2	<b>Rambus Reference:</b> Reference voltage input for the Rambus RSL interface. RAMREF is approximately 1.4V
VCC_CMOS; VSS_CMOS	43	<b>Graphics Memory CMOS Voltage:</b> VCC and VSS supplies for local memory CMOS signals. VCC_CMOS is 1.8V
VCC_LM	9	<b>VCC Graphics Memory Voltage:</b> VCC supplies for local memory. VCC_LM is 1.8V.
VDD_LM	7	<b>VDD Graphics Memory Voltage:</b> VDD supplies for local memory. VDD_LM is 1.25V. <b>(Reserved)</b>
VCCA_CPLL; VSSA_CPLL	11	<b>Gfx Core PLL Voltage:</b> VCCA and VSSA supplies for core PLL. VCCA_CPLL is 1.25v.
VCCA_HPLL; VSSA_HPLL	11	<b>Host/Memory/Hub/AGP PLL Voltage:</b> VCCA and VSSA supplies for host PLL. VCCA_HPLL is 1.25V.
VCCA_DPLL[1:0]; VSSA_DPLL[1:0]	22	<b>Display PLL Voltage:</b> VCCA and VSSA supplies for display PLL. VCCA_DPLL is 1.25V.
VCC	24	<b>Core VCC:</b> 1.25V.
VSS	140	<b>Ground pins.</b>

## 3.9 Strap Signals

Table 16 indicates the strap options invoked by various Intel 830MP chipset GMCH-M signal pins.

**Table 16. Strap Signal Descriptions**

Signal Name	Description
DVOA_D [5]	<p><b>Desktop/Mobile Selection.</b> The state of this pin on the rising edge of RESET# selects whether the GMCH-M is desktop or mobile.</p> <p><b><u>DVOA_D [5]</u></b>      <b><u>Desktop/Mobile Part</u></b></p> <p>0 = Desktop Part (Default)</p> <p>1 = Mobile Part</p>
DVOA_D[7]	<p><b>XOR Chain.</b> Pulling this pin high on the rising edge of RESET# invokes the XOR Chain test mode for checking the IO buffer connectivity. For normal operation this pin should stay low during the rising edge of RESET#. (Default = 0) To invoke this strap, use an external pull-up resistor to 1.5V.</p>
DVOA_D[8]	<p><b>All Z.</b> Pulling this pin high on the rising edge of RESET# tri-states all GMCH outputs when ICH3-M is in XOR Chain mode. For normal operation this pin should stay low during the rising edge of RESET#. (Default = 0) To invoke this strap, use an external pull-up resistor to 1.5V.</p>

## 4 Register Description

---

This section details register access and provides PCI register address maps.

### 4.1 Conceptual Overview of the Platform Configuration Structure


The Intel 830MP chipset GMCH-M and the ICH3-M are physically connected with the Hub interface. From a configuration standpoint the Hub interface connecting the GMCH-M and the ICH3-M is logically PCI bus #0. All devices internal to the GMCH-M and ICH3-M appear to be on PCI bus #0. The system's primary PCI expansion bus is physically attached to the ICH3-M and, from a configuration standpoint appears as a hierarchical PCI bus behind a PCI-to-PCI bridge. The primary PCI expansion bus connected to the ICH3-M has a programmable PCI Bus number. Note that even though the primary PCI bus is referred to as PCI0 in this document it is not PCI bus #0 from a configuration standpoint.

The GMCH-M contains two PCI devices within a single physical component. The configuration registers for Device 0 and 1 are mapped as devices residing on PCI bus #0.

- **Device 0: Host-Hub Interface Bridge/SDRAM Controller.** Logically, this appears as a PCI device residing on PCI bus #0. Physically, Device 0 contains the standard PCI registers, AGP capabilities registers, SDRAM registers, the Graphics Aperture controller, and other GMCH-M specific registers.
- **Device 1: Host-AGP Bridge.** Logically, this appears as a “virtual” PCI-to-PCI bridge residing on PCI bus #0. Physically, Device 1 contains the standard PCI-to-PCI bridge registers and the standard AGP/PCI1 configuration registers (including the AGP I/O and memory address mapping).

Logically the ICH3-M appears as two PCI devices within a single physical component also residing on PCI bus #0. One of the ICH3-M devices residing on PCI Bus #0 is a PCI-to-PCI bridge. Logically, the primary side of the bridge resides on PCI bus #0 while the secondary side is the standard PCI expansion bus (PCI0). Also within the ICH3-M is another PCI Device, the LAN Controller, which resides on the standard PCI expansion bus (PCI0) down from the PCI-to-PCI bridge.

Note that a physical PCI bus #0 does not exist and that Hub Interface and the internal devices in the GMCH-M and ICH3-M logically constitute PCI Bus #0 to configuration software. This is shown in Figure 2.


**Figure 2. Logical Bus Structure During PCI Configuration**


## 4.2 Routing Configuration Accesses to PCI0 or AGP/PCI

The GMCH-M supports two bus interfaces: Hub Interface and AGP/PCI. PCI configuration cycles are selectively routed to both interfaces. The GMCH-M is responsible for routing PCI configuration cycles to the proper interface. PCI configuration cycles to ICH3-M internal devices and Primary PCI (including downstream devices) are routed to the ICH3-M via Hub Interface. AGP/PCI1 configuration cycles are routed to AGP. The AGP/PCI1 interface is treated as a separate PCI bus from the configuration point of view. Routing of configuration accesses to AGP/PCI1 is controlled via the standard PCI-PCI bridge mechanism using information contained within the PRIMARY BUS NUMBER, the SECONDARY BUS NUMBER, and the SUBORDINATE BUS NUMBER registers of the Host-AGP/PCI1 (device #1).

## 4.2.1 Intel 82830MP GMCH-M Configuration Cycle Flow Charts

Figure 3. Configuration Cycle Flow Chart



A detailed description of the mechanism for translating CPU I/O bus cycles to configuration cycles on one of the two buses is described in Figure 3 above.

## 4.2.2 PCI Bus Configuration Mechanism

The PCI Bus defines a slot based "configuration space" that allows each device to contain up to 8 functions with each function containing up to 256, 8-bit configuration registers. The PCI specification defines two bus cycles to access the PCI configuration space: Configuration Read and Configuration Write. Memory and I/O spaces are supported directly by the CPU. Configuration space is supported by a mapping mechanism implemented within the GMCH-M. The PCI specification defines two mechanisms to access configuration space, Mechanism #1 and Mechanism #2. The GMCH-M supports only Mechanism #1 for PCI configuration accesses.


The configuration access mechanism makes use of the CONFIG\_ADDRESS Register and CONFIG\_DATA Register. To reference a configuration register, a Dword I/O write cycle is used to place a value into CONFIG\_ADDRESS that specifies the PCI bus, the device on that bus, the function within the device, and a specific configuration register of the device function being accessed. CONFIG\_ADDRESS[31] must be 1 to enable a configuration cycle. CONFIG\_DATA then becomes a

window into the four bytes of configuration space specified by the contents of CONFIG\_ADDRESS. Any read or write to CONFIG\_DATA will result in the GMCH-M translating the CONFIG\_ADDRESS into the appropriate configuration cycle. The GMCH-M is responsible for translating and routing the CPU's I/O accesses to the CONFIG\_ADDRESS and CONFIG\_DATA registers to internal GMCH-M configuration registers, Hub Interface, or AGP/PCI1.

### 4.2.3 PCI Bus #0 Configuration Mechanism

The GMCH-M decodes the Bus Number (bits 23:16) and the Device Number fields of the CONFIG\_ADDRESS register. If the Bus Number field of CONFIG\_ADDRESS is 0 the configuration cycle is targeting a PCI Bus #0 device. The Host-Hub Interface Bridge entity within the GMCH-M is hardwired as Device #0 on PCI Bus #0. The Host-AGP/PCI1 Bridge entity within the GMCH-M is hardwired as Device #1 on PCI Bus #0. Configuration cycles to any of the GMCH-M's internal devices are confined to the GMCH-M and not sent over Hub Interface. Accesses to devices #3 to #31 will be forwarded over Hub Interface as Type 0 Configuration Cycles (see Hub Interface spec). A[1:0] of the Hub Interface Request Packet for the Type 0 configuration cycle will be "00". Bits 15:2 of the CONFIG\_ADDRESS register will be translated to the A[15:2] field of the Hub Interface Request Packet of the configuration cycle as shown the figure below. The ICH3-M decodes the Type 0 access and generates a configuration access to the selected internal device.


Figure 4. Hub Interface Type 0 Configuration Address Translation



### 4.2.4 Primary PCI and Downstream Configuration Mechanism

If the Bus Number in the CONFIG\_ADDRESS is non-zero, and is less than the value programmed into the GMCH-M's device #1 SECONDARY BUS NUMBER register or greater than the value programmed into the SUBORDINATE BUS NUMBER Register, the GMCH-M will generate a Type 1 Hub Interface Configuration Cycle. A[1:0] of the Hub Interface Request Packet for the Type 1 configuration cycle will be "01". Bits 31:2 of the CONFIG\_ADDRESS register will be translated to the A[31:2] field of the Hub Interface Request Packet of the configuration cycle as shown in the figure below. The ICH3-M compares the non-zero Bus Number with the SECONDARY BUS NUMBER and SUBORDINATE BUS NUMBER registers of its P2P bridges to determine if the configuration cycle is meant for Primary PCI, one of the ICH3-M's Hub Interfaces, or a downstream PCI bus.

Figure 5. Hub Interface Type 1 Configuration Address Translation




### 4.2.5 AGP/PCI1 Bus Configuration Mechanism

From the chipset configuration perspective, AGP/PCI1 is seen as another PCI bus interface residing on a Secondary Bus side of the “virtual” PCI-PCI bridge referred to as the GMCH-M Host-AGP/PCI1 bridge. On the Primary bus side, the “virtual” PCI-PCI Bridge is attached to PCI Bus #0. Therefore, the PRIMARY BUS NUMBER register is hardwired to “0”. The “virtual” PCI-PCI bridge entity converts Type #1 PCI Bus Configuration cycles on PCI Bus #0 into Type 0 or Type 1 configuration cycles on the AGP/PCI1 interface. Type 1 configuration cycles on PCI Bus #0 that have a BUS NUMBER that matches the SECONDARY BUS NUMBER of the GMCH-M’s “virtual” PCI-PCI Bridge will be translated into Type 0 configuration cycles on the AGP/PCI1 interface. The GMCH-M will decode the Device Number field [15:11] and assert the appropriate GAD signal as an IDSEL in accordance with the PCI-to-PCI Bridge Type 0 configuration mechanism. For PCI-to-PCI Bridge translation one of 16 IDSELS are generated (as opposed to one of 21 for Host-to-PCI bridges).

When bit [15] = 0, bits [14:11] are decoded to assert a single AD[31:16] IDSEL. If bit [15] = 1, AD[31:16] are 0000h. The remaining address bits will be mapped as described in the figure below. The remaining address bits will be mapped as described in the Figure 6 below.

Figure 6. Mechanism #1 Type 0 Configuration Address to PCI Address Mapping






**Table 17. AGP/PCI1 Config Address Remapping**

Config Address AD[15:11]	AGP GAD[31:16] IDSEL
00000	0000 0000 0000 0001
00001	0000 0000 0000 0010
00010	0000 0000 0000 0100
00011	0000 0000 0000 1000
00100	0000 0000 0001 0000
00101	0000 0000 0010 0000
00110	0000 0000 0100 0000
00111	0000 0000 1000 0000
01000	0000 0001 0000 0000
01001	0000 0010 0000 0000
01010	0000 0100 0000 0000
01011	0000 1000 0000 0000
01100	0001 0000 0000 0000
01101	0010 0000 0000 0000
01110	0100 0000 0000 0000
01111	1000 0000 0000 0000
1xxxx	0000 0000 0000 0000

If the Bus Number is non-zero, greater than the value programmed into the SECONDARY BUS NUMBER register and less than or equal to the value programmed into the SUBORDINATE BUS NUMBER register, the configuration cycle is targeting a PCI bus downstream of AGP/PCI1. The GMCH-M will generate a Type 1 PCI configuration cycle on AGP/PCI1. The address bits will be mapped as described in figure below.

**Figure 7. Mechanism #1 Type 1 Configuration Address to PCI Address Mapping**


To prepare for mapping of the configuration cycles on AGP/PCI1 the initialization software will go through the following sequence:

Scan all devices residing on the PCI Bus #0 using Type 0 configuration accesses.

For every device residing at bus #0 which implements PCI-PCI bridge functionality, it will configure the secondary bus of the bridge with the appropriate number and scan further down the hierarchy. This process will include the configuration of the “virtual” PCI-PCI Bridge within the GMCH-M used to map the AGP address space in a software specific manner.

**Note:** Although initial AGP platform implementations will not support hierarchical buses residing below AGP, this specification still must define this capability in order to support PCI-66 compatibility. Note also that future implementations of the AGP devices may support hierarchical PCI or AGP-like buses coming out of the root AGP device.

## 4.2.6 Internal GMCH-M Configuration Register Access Mechanism

Accesses decoded as PCI Bus #0/Device #0 (Host-Hub Interface Bridge/SDRAM Controller) or PCI Bus #0/Device #1 (Host-AGP Bridge) are sequenced as Type 0 PCI Configuration Cycle accesses on Bus #0 to Device #0/Function #0, Device #1/Function #0. Note that since GMCH-M device #0 and #1 are not multi-function devices, the function number should always be ‘0’. If the function number is not ‘0’ for accesses to Device #0 or #1, the GMCH-M will not claim the configuration cycle and it will be forwarded to the Hub Interface where it should be master aborted (by the ICH3-M) in the same way as transactions to other unimplemented PCI configuration targets.

## 4.3 GMCH-M Register Introduction

The GMCH-M contains two sets of software accessible registers, accessed via the Host CPU I/O address space:

1. Control registers I/O mapped into the CPU I/O space, which control access to PCI and AGP configuration space (see section entitled I/O Mapped Registers).
2. Internal configuration registers residing within the GMCH-M that are partitioned into two logical device register sets (“logical” since they reside within a single physical device). The first register set is dedicated to Host-Hub Interface Bridge functionality (controls PCI Bus #0 i.e. SDRAM configuration, other chip-set operating parameters and optional features). The second register block is dedicated to Host-AGP/PCI1 Bridge functions (controls AGP/PCI1 interface configurations and operating parameters).

**Note:** This configuration scheme is necessary to accommodate the existing and future software configuration model supported by Microsoft\* where the Host Bridge functionality will be supported and controlled via a dedicated specific driver. Virtual PCI-PCI Bridge functionality will be supported via standard PCI bus enumeration configuration software. The term “virtual” is used to designate that no real physical embodiment of the PCI-PCI Bridge functionality exists within the GMCH-M, but that GMCH-M’s internal configuration register sets are organized in this particular manner to create that impression to the standard configuration software.

The GMCH-M supports PCI configuration space accesses using the mechanism denoted as Configuration Mechanism #1 in the PCI specification. The GMCH-M internal registers (both I/O Mapped and Configuration registers) are accessible by the Host CPU. The registers can be accessed as Byte, Word (16-bit), or Dword (32-bit) quantities, with the exception of CONFIG\_ADDRESS that can only be accessed as a Dword. All multi-byte numeric fields use "little-endian" ordering (i.e., lower addresses contain the least significant parts of the field).

Some of the GMCH-M registers described in this section contain reserved bits. These bits are labeled "Reserved". Software must deal correctly with fields that are reserved. On reads, software must use appropriate masks to extract the defined bits and not rely on reserved bits being any particular value. On writes, software must ensure that the values of reserved bit positions are preserved. That is, the values of reserved bit positions must first be read, merged with the new values for other bit positions and then written back. Note the software does not need to perform read, merge, and write operations for the configuration address register.

In addition to reserved bits within a register, the GMCH-M contains address locations in the configuration space of the Host-Hub Interface Bridge entity that are marked either "Reserved" or "Intel Reserved". The GMCH-M responds to accesses to "Reserved" address locations by completing the host cycle. When a "Reserved" register location is read, a zero value is returned. ("Reserved" registers can be 8-, 16-, or 32-bit in size). Writes to "Reserved" registers have no effect on the GMCH-M. Registers that are marked as "Intel Reserved" must not be modified by system software. Writes to "Intel Reserved" registers may cause system failure. Reads to "Intel Reserved" registers may return a non-zero value.

Upon Reset, the GMCH-M sets all of its internal configuration registers to predetermined default states. Some register values at reset are determined by external strapping options. The default state represents the minimum functionality feature set required to successfully bring up the system. Hence, it does not represent the optimal system configuration. It is the responsibility of the system initialization software (usually BIOS) to properly determine the SDRAM configurations, operating parameters and optional system features that are applicable, and to program the GMCH-M registers accordingly.


## 4.4 I/O Mapped Registers

The GMCH-M contains a set of registers that reside in the CPU I/O address space - the Configuration Address (CONFIG\_ADDRESS) Register and the Configuration Data (CONFIG\_DATA) Register. The Configuration Address Register enables/disables the configuration space and determines what portion of configuration space is visible through the Configuration Data window.

### 4.4.1 CONFIG\_ADDRESS - Configuration Address Register

I/O Address: 0CF8h Accessed as a Dword  
 Default Value: 00000000h  
 Access: Read/Write  
 Size: 32 bits

CONFIG\_ADDRESS is a 32-bit register accessed only when referenced as a Dword. A Byte or Word reference will "pass through" the Configuration Address Register and Hub Interface onto the PCI0 bus as an I/O cycle. The CONFIG\_ADDRESS register contains the Bus Number, Device Number, Function Number, and Register Number for which a subsequent configuration access is intended.




Bit	Descriptions
31	<b>Configuration Enable (CFGE).</b> When this bit is set to 1, accesses to PCI configuration space are enabled. If this bit is reset to 0, accesses to PCI configuration space are disabled.
30:24	<b>Reserved</b> (These bits are read only and have a value of 0).
23:16	<b>Bus Number.</b> When the Bus Number is programmed to 00h the target of the Configuration Cycle is either the GMCH-M or the ICH3-M. The Configuration Cycle is forwarded to hub interface if the Bus Number is programmed to 00h and no device internal to the GMCH-M is the target. If the Bus Number is non-zero and matches the value programmed into the SECONDARY BUS NUMBER Register of the AGP/PCI1 bridge, a Type 0 PCI configuration cycle will be generated on AGP/PCI1. If the Bus Number is non-zero, greater than the value in the SECONDARY BUS NUMBER register of the AGP/PCI1 bridge, and less than or equal to the value programmed into the SUBORDINATE BUS NUMBER Register, a Type 1 PCI configuration cycle will be generated on AGP/PCI1. If the Bus Number is non-zero, and is less than the value programmed into the SECONDARY BUS NUMBER Register of the AGP/PCI1 bridge, or is greater than the value programmed into the SUBORDINATE BUS NUMBER Register, a Type 1 hub interface Configuration Cycle is generated.
15:11	<b>Device Number.</b> This field selects one agent on the PCI bus selected by the Bus Number. When the Bus Number field is "00" the GMCH-M decodes the Device Number field. The GMCH-M is always Device #0 for the Host-hub interface bridge entity, and Device #1 for the Host-AGP/PCI1 entity. Therefore, when the Bus Number = 0 and the Device Number = 0, 1, the internal GMCH-M devices are selected. If the Bus Number is non-zero and matches the value programmed into the SECONDARY BUS NUMBER Register of the AGP/PCI1 bridge, a Type 0 PCI configuration cycle will be generated on AGP/PCI1. The Device Number field is decoded and the GMCH-M asserts one and only one GADxx signal as an IDSEL. GAD11 is asserted to access Device #0, GAD12 for Device #1, and so forth up to Device #20 for which will assert GAD31. All device numbers higher than 20 cause a type 0 configuration access with no IDSEL asserted, which will result in a Master Abort reported in the GMCH-M's "virtual" PCI-PCI bridge registers. For Bus Numbers resulting in AGP/PCI1 Type 1 Configuration cycles the Device Number is propagated as GAD[15:11].
10:8	<b>Function Number.</b> This field is mapped to GAD[10:8] during AGP/PCI1 Configuration cycles. This allows the configuration registers of a particular function in a multi-function device to be accessed. The GMCH-M ignores configuration cycles to Devices 1 if the function number is not equal to 0.
7:2	<b>Register Number.</b> This field selects one register within a particular Bus, Device, and Function as specified by the other fields in the Configuration Address Register. This field is mapped to GAD[7:2] during AGP/PCI1 Configuration cycles.
1:0	<b>Reserved.</b>

## 4.4.2 CONFIG\_DATA - Configuration Data Register

I/O Address: 0CFCh  
 Default Value: 00000000h  
 Access: Read/Write  
 Size: 32 bits

CONFIG\_DATA is a 32-bit read/write window into configuration space. The portion of configuration space that is referenced by CONFIG\_DATA is determined by the contents of CONFIG\_ADDRESS.



Bit	Descriptions
31:0	Configuration Data Window (CDW). If bit 31 of CONFIG_ADDRESS is 1, any I/O access to the CONFIG_DATA register will be mapped to configuration space using the contents of CONFIG_ADDRESS.

## 4.5 GMCH-M Internal Device Registers

Table 18 below shows the nomenclature of access attributes for the configuration space of each device.

**Table 18. Nomenclature for Access Attributes**

<b>RO</b>	<b>Read Only.</b> If a register is read only, writes to this register have no effect.
<b>R/W</b>	<b>Read/Write.</b> A register with this attribute can be read and written
<b>R/WC</b>	<b>Read/Write Clear.</b> A register bit with this attribute can be read and written. However, a write of a 1 clears (sets to 0) the corresponding bit and a write of a 0 has no effect.
<b>R/WO</b>	<b>Read/Write Once.</b> A register bit with this attribute can be written to only once after power up. After the first write, the bit becomes read only.
<b>L</b>	<b>Lock.</b> A register bit with this attribute becomes Read Only after a lock bit is set.

## 4.5.1 SDRAM Controller/Host-hub Interface Device Registers - Device #0

Table 19 shows the GMCH-M configuration space for device #0. An “s” in the Default Value field means that a strap determines the power-up default value for that bit.

**Table 19. Host-Hub I/F Bridge/SDRAM Controller Configuration Space (Device #0)**

Address Offset	Register Symbol	Register Name	Default Value	Access
00-01h	VID	Vendor Identification	8086h	RO
02-03h	DID	Device Identification	3575h	RO
04-05h	PCICMD	PCI Command Register	0006h	R/W
06-07h	PCISTS	PCI Status Register	0010h	RO, R/WC
08h	RID	Revision Identification	00h	RO
09h	-	Intel Reserved	-	-
0Ah	SUBC	Sub-Class Code	00h	RO
0Bh	BCC	Base Class Code	06h	RO
0Ch	-	Intel Reserved	-	-
0Dh	MLT	Master Latency Timer	00h	RO
0Eh	HDR	Header Type	00h	RO
0Fh	-	Intel Reserved	-	-
10-13h	APBASE	Aperture Base Configuration	00000008h	R/W, RO
14-2Bh	-	Intel Reserved	-	-
2C-2Dh	SVID	Subsystem Vendor Identification	00h	R/WO
2E-2Fh	SID	Subsystem Identification	00h	R/WO
30-33h	-	Intel Reserved	-	-
34h	CAPPTR	Capabilities Pointer	40h	RO
35-3Fh	-	Intel Reserved	-	-
40-44h	-	Intel Reserved	-	-
45-47h	-	Intel Reserved	-	-
48-4Bh	RRBAR	Register Range Base Address	00000000h	R/W, RO
4C-4Fh	-	Intel Reserved	-	-
50-51h	GCC0	GMCH Control Register 0	A072h	R/W, RO
52-53h	GCC1	GMCH Control Register 1	0000h	R/W
54-55h	-	Intel Reserved	-	-
56-57h	-	Intel Reserved	-	-
58h	FDHC	Fixed DRAM Hole Control	00h	R/W
59-5Fh	PAM[6:0]	Programmable Attribute Map (7 registers)	00h	R/W



60-67h	DRB[7:0]	DRAM Row Boundary Register	00h	R/W/L
68-6Fh	-	Intel Reserved	-	-
70-71h	DRA[1:0]	DRAM Row Attributes	FFh	R/W/L
72-77h	-	Intel Reserved	-	-
78-7Bh	DRT	DRAM Timing Register	00000010h	R/W
7C-7Fh	DRC	DRAM Control	00000000h	R/W
80-8Bh	-	Intel Reserved	-	-
8C-8Fh	DTC	DRAM Throttling Control Register	00000000h	R/W/L
90h	SMRAM	System Management RAM Control Reg.	02h	R/W/L
91h	ESMRAMC	Extended System Management RAM Control Register	38h	R/W
92-93h	ERRSTS	Error Status Register	0000h	R/W
94-95h	ERRCMD	Error Command Register	0000h	R/W
96h	-	Intel Reserved	-	-
97h	-	Intel Reserved	-	-
98-9F	-	Intel Reserved	-	-
A0-A3h	ACAPID	AGP Capability Identifier	00200002h	RO
A4-A7h	AGPSTAT	AGP Status Register	1F000217h	RO
A8-ABh	AGPCMD	AGP Command Register	00000000h	RW
AC-AFh	-	Intel Reserved	00h	-
B0-B1h	AGPCTRL	AGP Control Register	0000h	R/W
B2-B3h	AFT	AGP Functional Test Register	0000h	R/W
B4h	APSIZE	AGP Aperture Size	00h	R/W
B5-B7h	-	Intel Reserved	-	-
B8-BBh	ATTBASE	Aperture Translation Table	00000000h	R/W
BCh	AMTT	AGP Interface Multi-Transaction Timer Register	00h	R/W
BDh	LPTT	Low Priority Transaction Timer Register	00h	R/W
BE-BFh	-	Intel Reserved	-	-
C2-EBh	-	Intel Reserved	-	-
EC-EFh	BUFF_SC	System Memory Buffer Strength Control Register	00000000h	R/W
F0-FFh	-	Intel Reserved	-	-

#### 4.5.1.1 VID - Vendor Identification Register - Device #0

Address Offset: 00 - 01h  
 Default Value: 8086h  
 Attribute: Read Only  
 Size: 16 bits

The VID Register contains the vendor identification number. This 16-bit register combined with the Device Identification Register uniquely identifies any PCI device. Writes to this register have no effect.

Bit	Description
15:0	<b>Vendor Identification Number.</b> This is a 16-bit value assigned to Intel. Intel VID = 8086h. Default Value=1000/0000/1000/0110.

#### 4.5.1.2 DID - Device Identification Register - Device #0

Address Offset: 02 - 03h  
 Default Value: 3575h  
 Attribute: Read Only  
 Size: 16 bits

This 16-bit register combined with the Vendor Identification register uniquely identifies any PCI device. Writes to this register have no effect.

Bit	Description
15:0	<b>Device Identification Number.</b> This is a 16-bit value assigned to the GMCH-M Host-hub interface Bridge, Device #0. Default Value=0011/0101/0111/0101.



### 4.5.1.3 PCICMD - PCI Command Register - Device #0

Address Offset: 04-05h  
 Default Value: 0006h  
 Access: Read/Write  
 Size: 16 bits

Since GMCH-M Device #0 is the host-to-Hub Interface bridge, many of the PCI specific bits in this register don't apply.

Bit	Description
15:10	<b>Reserved.</b>
9	<b>Fast Back-to-Back.</b> This bit controls whether or not the master can do fast back-to-back write. Since device #0 is strictly a target this bit is not implemented and is hardwired to 0. Writes to this bit position have no affect. Default Value=0.
8	<b>SERR Enable (SERRE).</b> This bit is a global enable bit for Device #0 SERR messaging. The GMCH-M does not have an SERR# signal. The GMCH-M communicates the SERR# condition by sending an SERR message to the ICH. If this bit is set to a 1, the GMCH-M is enabled to generate SERR messages over Hub Interface for specific Device #0 error conditions that are individually enabled in the ERRCMD register. The error status is reported in the ERRSTS and PCISTS registers. If SERRE is reset to 0, then the SERR message is not generated by the GMCH-M for Device #0. NOTE: This bit only controls SERR messaging for the Device #0. Device #1 has its own SERRE bit to control error reporting for error conditions occurring on Device #1. The two control bits are used in a logical OR manner to enable the SERR Hub Interface message mechanism. Default Value=0.
7	<b>Address/Data Stepping.</b> Address/data stepping is not implemented in the GMCH-M, and this bit is hardwired to 0. Writes to this bit position have no effect. Default Value=0.
6	<b>Parity Error Enable (PERRE).</b> PERR# is not implemented by the GMCH-M, and this bit is hardwired to 0. Writes to this bit position have no effect. Default Value=0.
5	<b>VGA Palette Snoop.</b> The GMCH-M does not implement this bit and it is hardwired to a 0. Writes to this bit position have no effect. Default Value=0.
4	<b>Memory Write and Invalidate Enable.</b> The GMCH-M will never use this command and this bit is hardwired to 0. Writes to this bit position have no effect. Default Value=0.
3	<b>Special Cycle Enable.</b> The GMCH-M does not implement this bit and it is hardwired to a 0. Writes to this bit position have no effect. Default Value=0.
2	<b>Bus Master Enable (BME).</b> The GMCH-M is always enabled as a master on Hub Interface. This bit is hardwired to a 1. Writes to this bit position have no effect. Default Value=1.
1	<b>Memory Access Enable (MAE).</b> The GMCH-M always allows access to main memory. This bit is not implemented and is hardwired to 1. Writes to this bit position have no effect. Default Value=1.
0	<b>I/O Access Enable (IOAE).</b> This bit is not implemented in the GMCH-M and is hardwired to a 0. Writes to this bit position have no effect. Default Value=0.

#### 4.5.1.4 PCISTS - PCI Status Register - Device #0

Address Offset: 06-07h  
 Default Value: 0010h  
 Access: Read Only, Read/Write Clear  
 Size: 16 bits

PCISTS is a 16-bit status register that reports the occurrence of error events on Device #0's Hub Interface. Bit 14 is read/write clear. All other bits are Read Only. Since GMCH-M Device #0 is the host-to-Hub Interface bridge, many of the PCI specific bits in this register don't apply.

Bit	Description
15	<b>Detected Parity Error (DPE).</b> This bit is hardwired to a 0. Writes to this bit position have no affect. Default Value=0.
14	<b>Signaled System Error (SSE).</b> This bit is set to 1 when GMCH-M Device #0 generates an SERR message over Hub Interface for any enabled Device #0 error condition.  Device #0 error conditions are enabled in the PCICMD and ERRCMD registers. Device #0 error flags are read/reset from the PCISTS or ERRSTS registers.  Software sets SSE to 0 by writing a 1 to this bit.  Default Value=0.
13	<b>Received Master Abort Status (RMAS).</b> This bit is set when the GMCH-M generates a Hub Interface request that receives a Master Abort completion packet. Software clears this bit by writing a 1 to it.  Default Value=0.
12	<b>Received Target Abort Status (RTAS).</b> This bit is set when the GMCH-M generates a Hub Interface request that receives a Target Abort completion packet. Software clears this bit by writing a 1 to it.  Default Value=0.
11	<b>Signaled Target Abort Status (STAS).</b> The GMCH-M will not generate a Target Abort Hub Interface completion packet. This bit is not implemented in the GMCH-M and is hardwired to a 0. Writes to this bit position have no effect.  Default Value=0.
10:9	<b>DEVSEL# Timing (DEVT).</b> Hub Interface does not comprehend DEVSEL# protocol. These bits are hardwired to "00". Writes to these bits have no effect.  Default Value=00.
8	<b>Data Parity Detected (DPD).</b> GMCH-M does not support parity on Hub Interface. This bit is hardwired to a 0. Writes to this bit position have no effect.  Default Value=0.
7	<b>Fast Back-to-Back (FB2B).</b> Hub Interface does not comprehend PCI Fast Back-to-Back protocol. This bit is hardwired to 0. Writes to this bit position have no effect.  Default Value=0.
6:5	<b>Reserved.</b>
4	<b>Capability List (CLIST).</b> This bit is hardwired to 1 to indicate to the configuration software that this device/function implements a list of new capabilities.  A list of new capabilities is accessed via register CAPPTR at configuration address offset 34h. Register CAPPTR contains an offset pointing to the start address within configuration space of this device where the Capabilities linked list begins.  Default Value=1.
3:0	<b>Reserved.</b>

#### 4.5.1.5 RID - Revision Identification Register - Device #0

Address Offset: 08h  
 Default Value: 00h  
 Access: Read Only  
 Size: 8 bits

This register contains the revision number of the GMCH-M Device #0. These bits are read only and writes to this register have no effect.

Bit	Description
7:0	<b>Revision Identification Number.</b> This is an 8-bit value that indicates the revision identification number for the GMCH-M Device #0. For the A-0 Stepping, RID is 00h. Default Value=0000/0000.

#### 4.5.1.6 SUBC - Sub-Class Code Register - Device #0

Address Offset: 0Ah  
 Default Value: 00h  
 Access: Read Only  
 Size: 8 bits

This register contains the Sub-Class Code for the GMCH-M Device #0. This code is 00h indicating a Host Bridge device. The register is read only.

Bit	Description
7:0	<b>Sub-Class Code (SUBC).</b> This is an 8-bit value that indicates the category of Bridge into which the GMCH-M falls. The code is 00h indicating a Host Bridge. Default Value=0000/0000.

#### 4.5.1.7 BCC - Base Class Code Register - Device #0

Address Offset: 0Bh  
 Default Value: 06h  
 Access: Read Only  
 Size: 8 bits

This register contains the Base Class Code of the GMCH-M Device #0. This code is 06h indicating a Bridge device. This register is read only.

Bit	Description
7:0	<b>Base Class Code (BASEC).</b> This is an 8-bit value that indicates the Base Class Code for the GMCH-M. This code has the value 06h. Default Value=0000/0110.

#### 4.5.1.8 MLT - Master Latency Timer Register - Device #0

Address Offset: 0Dh  
 Default Value: 00h  
 Access: Read Only  
 Size: 8 bits

Hub Interface does not comprehend the concept of a Master Latency Timer. Therefore the functionality of this register is not implemented and the register is hardwired to 0.

Bit	Description
7:0	These bits are hardwired to 0. Writes have no affect. Default Value=0000/0000.

#### 4.5.1.9 HDR - Header Type Register - Device #0

Address Offset: 0Eh  
 Default Value: 00h  
 Access: Read Only  
 Size: 8 bits

This register identifies the header layout of the configuration space. No physical register exists at this location.

Bit	Descriptions
7:0	This read only field always returns 0 when read and writes have no affect. Default Value=0000/0000.

#### 4.5.1.10 APBASE - Aperture Base Configuration Register - Device #0

Address Offset: 10-13h  
 Default Value: 00000008h  
 Access: Read/Write, Read Only  
 Size: 32 bits

The APBASE is a standard PCI Base Address register that is used to set the base of the Graphics Aperture. The standard PCI Configuration mechanism defines the base address configuration register such that only a fixed amount of space can be requested (dependent on which bits are hardwired to “0” or behave as hardwired to “0”).

To allow for flexibility (of the aperture) an additional register called APSIZE is used as a “back-end” register to control which bits of the APBASE will behave as hardwired to “0”. This register will be programmed by the GMCH-M specific BIOS code that will run before any of the generic configuration software is run.

Note that bit 9 of the GCC0 register at 51-50h is used to prevent accesses to the aperture range before the configuration software initializes this register and the appropriate translation table structure has been established in the main memory.

Bit	Description																				
31:28	Upper Programmable Base Address bits (R/W). These bits are used to locate the range size selected via lower bits 27:4. Default Value = 0000.																				
27:25	Lower “Hardwired”/Programmable Base Address bits . These bits behave as a “hardwired” or as a programmable depending on the contents of the APSIZE register as defined below: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>27</th> <th>26</th> <th>25</th> <th>Aperture Sizer/w</th> </tr> </thead> <tbody> <tr> <td>r/w</td> <td>r/w</td> <td>r/w</td> <td>32 MB</td> </tr> <tr> <td>r/w</td> <td>r/w</td> <td>r/w</td> <td>64 MB</td> </tr> <tr> <td>r/w</td> <td>0</td> <td>0</td> <td>128 MB</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>256 MB</td> </tr> </tbody> </table> <p>The Default for APSIZE[5:3,0]=0000 with forces default APBASE[27:25] =000 (i.e. all bits respond as “hardwired” to 0). This provides a default to the maximum aperture size of 256MB. The GMCH-M specific BIOS is responsible for selecting smaller size (if required) before PCI configuration software runs and establishes the system address map. Default Value=000.</p>	27	26	25	Aperture Sizer/w	r/w	r/w	r/w	32 MB	r/w	r/w	r/w	64 MB	r/w	0	0	128 MB	0	0	0	256 MB
27	26	25	Aperture Sizer/w																		
r/w	r/w	r/w	32 MB																		
r/w	r/w	r/w	64 MB																		
r/w	0	0	128 MB																		
0	0	0	256 MB																		
24:4	<b>Hardwired to “0”</b> . This forces minimum aperture size selected by this register to be 32 MB.																				
3	<b>Prefetchable (RO)</b> . This bit is hardwired to “1” to identify the Graphics Aperture range as a prefetchable, i.e. there are no side effects on reads, the device returns all bytes on reads regardless of the byte enables, and the GMCH-M may merge processor writes into this range without causing errors.																				
2:1	<b>Type (RO)</b> . These bits determine addressing type and they are hardwired to “00” to indicate that address range defined by the upper bits of this register can be located anywhere in the 32-bit address space. Default Value=00.																				
0	<b>Memory Space Indicator (RO)</b> . Hardwired to “0” to identify aperture range as a memory range.																				

#### 4.5.1.11 SVID - Subsystem Vendor ID - Device #0

Address Offset: 2C-2Dh  
 Default Value: 0000h  
 Access: Read/Write Once  
 Size: 16 bits

This value is used to identify the vendor of the subsystem.

Bit	Description
15:0	<b>Subsystem Vendor ID (R/WO).</b> The default value is 00h. This field should be programmed during boot-up. After this field is written once, it becomes read only. Default Value=0000/0000/0000/0000.

#### 4.5.1.12 SID - Subsystem ID - Device #0

Address Offset: 2E-2Fh  
 Default Value: 0000h  
 Access: Read/Write Once  
 Size: 16 bits

This value is used to identify a particular subsystem.

Bit	Description
15:0	<b>Subsystem ID (R/WO).</b> The default value is 00h. This field should be programmed during boot-up. After this field is written once, it becomes read only. Default Value=0000/0000/0000/0000.

#### 4.5.1.13 CAPPTR - Capabilities Pointer - Device #0

Address Offset: 34h  
 Default Value: 40h  
 Access: Read Only  
 Size: 8 bits

The CAPPTR provides the offset that is the pointer to the location where the first capability register set is located.

Bit	Description
7:0	Pointer to the start of Capabilities Register Block. The value in this field is 40h. Default Value=0100/0000.



### 4.5.1.14 RRBAR - Register Range Base Address Register - Device #0

Address Offset: 48-4Bh  
 Default Value: 00000000h  
 Access: Read/Write, Read Only  
 Size: 32 bits

This register requests a 256-KB allocation for the Device registers. The base address is defined by bits 31 to 18 and can be used to access device configuration registers. Only Dword aligned writes are allowed to this space. See Table below for address map within the 512-KB space.

This addressing mechanism may be used to write to registers that modify the device address map (includes all the BARs, PAMs, SMM registers, Pre-Allocated Memory registers etc). However, before using or allowing the use of the modified address map the BIOS must synchronize using an IO or Read cycle.

Note that bit 8 of the GCC0 register at 51-50h is used to prevent accesses to this range before the configuration software initializes this register.

Bit	Description
31:18	<b>Memory Base Address-R/W.</b> Set by the OS, these bits correspond to address signals [31:18]. Default Value=0000/0000/0000/0.
17:15	<b>Address Mask-RO.</b> Hardwired to 0s to indicate 512-KB address range. The Minimum size that can be requested by converting all these bits to R/W would be 64 KB. Default Value=000.
15:8	<b>Reserved.</b> Hardwired to 00h.
7:0	<b>Scratch Pad Size-RO,</b> Hardwired to "00h". 00h = 256B FFh = 64 KB Default Value=0000/0000.

Address Range		Description
	Sub Ranges	
00000h to 3FFFFh Device 0 Space	00000h to 0003Fh	Read Only: Maps to 00-3Fh of Device #0 P&P register space.
	00040h to 000FFh	Read/Write: Maps to 40-FFh of Device #0 P&P register space.
	00100h to 3FEFFh	Read/Write: Extended Register Space. Reserved.
	3FF00h to 3FFFFh	Scratch Pad Registers: 256 B, D-word read/write-able.

#### 4.5.1.15 GCC0 - GMCH Control Register #0 - Device #0

Address Offset: 50-51h  
 Default Value: A072h  
 Access: Read/Write, Read Only  
 Size: 16 bits

Bit	Descriptions
15	Reserved
14:12	<p>Low Priority Grace Period. This value is loaded in SDRAM Arbiter when a request is ongoing and a higher priority request is presented to the Arbiter. The arbiter continues to grant the first request for this specified number of page hits (1KB). If the first requester causes a page miss or stops requesting the arbiter will switch to the higher priority requester. (A request equals a Oct-word a.k.a dual-oct byte)</p> <p> <b>000</b> = 00  <b>001</b> = 04  <b>010</b> = 08 (Default)  <b>011</b> = 16  <b>100</b> = 24  <b>101</b> = 32  <b>110</b> = Reserved  <b>111</b> = Reserved            Default Value=010.            Recommended Value without Internal Graphics = 011 → 16         </p>
11	<p><b>Scratch Pad Enable.</b> This bit when set to a “1”, allows the upper 256 Bytes of Device #0 RRBAR space to be mapped to Scratch Pad Ram in the device. Once <b>D_LCK</b> is set, this bit becomes read only.</p> <p><b>Note:</b> The BIOS can use the scratch pad area when devices on the AGP bus are inactive (Not capable of using the AGP Pipe or Side-Band command bus to issue read cycles to Main Memory).</p> <p>Default Value=0.</p>
10	<b>Reserved.</b>
9	<p><b>Aperture Access Global Enable (R/W).</b> This bit is used to prevent access to the aperture from any port (CPU, PCI0 or AGP/PCI1) before the aperture range is established by the configuration software and appropriate translation table in the main SDRAM has been initialized. It must be set after system is fully configured for aperture accesses.</p> <p>Default Value=0.</p>
8	<p><b>RRBAR Access Enable.</b> This bit when set to a “1”, enables the RRBAR space. When “0”, accesses will not decode to register range.</p> <p>Default Value=0.</p>
7	<b>Reserved</b>
6:4	<p><b>IOQ request Grant Ceiling.</b> This value is loaded in SDRAM Arbiter when an IOQ request is granted. It provides a grant for the duration specified for as long as the request is active or until a fixed higher priority request needs to be serviced.</p> <p> <b>111</b> = Infinite Ceiling (Default)  <b>110</b> = 64  <b>101</b> = 48  <b>100</b> = 32  <b>011</b> = 24  <b>010</b> = 16  <b>001</b> = 08         </p>



	<p><b>000 = 04</b>                  Default Value=111.                  Recommended Value = 010 → 16</p>																				
3:1	<b>Reserved</b>																				
0	<p><b>MDA Present (MDAP) (R/W).</b></p> <p>This bit works with the VGA Enable bit in the BCTRL register of device 1 to control the routing of CPU initiated transactions targeting MDA compatible I/O and memory address ranges. This bit should not be set when the VGA Enable bit is not set. If the VGA enable bit is set, then accesses to IO address range x3BCh-x3BFh are forwarded to Hub Interface. If the VGA enable bit is not set then accesses to IO address range x3BCh-x3BFh are treated just like any other IO accesses i.e. the cycles are forwarded to AGP if the address is within IOBASE and IOLIMIT and ISA enable bit is not set, otherwise they are forwarded to Hub Interface. MDA resources are defined as the following:</p> <p>Memory: 0B0000h - 0B7FFFh/I/O:                  I/O: 3B4h, 3B5h, 3B8h, 3B9h, 3BAh, 3BFh, (including ISA address aliases, A[15:10] are not used in decode)</p> <p>Any I/O reference that includes the I/O locations listed above, or their aliases, will be forwarded to Hub Interface even if the reference includes I/O locations not listed above. The following table shows the behavior for all combinations of MDA and VGA:</p> <table border="1"> <thead> <tr> <th></th> <th><b>VGA</b></th> <th><b>MDA</b></th> <th><b>Behavior</b></th> </tr> </thead> <tbody> <tr> <td><b>Default</b></td> <td><b>0</b></td> <td><b>0</b></td> <td>All References to MDA and VGA go to Hub Interface</td> </tr> <tr> <td></td> <td><b>0</b></td> <td><b>1</b></td> <td>Illegal Combination (DO NOT USE)</td> </tr> <tr> <td></td> <td><b>1</b></td> <td><b>0</b></td> <td>All References to VGA go to AGP/PCI. MDA-only references (I/O address 3BF and aliases) will go to Hub Interface.</td> </tr> <tr> <td></td> <td><b>1</b></td> <td><b>1</b></td> <td>VGA References go to AGP/PCI; MDA References go to Hub Interface</td> </tr> </tbody> </table> <p>Default Value=0.</p>		<b>VGA</b>	<b>MDA</b>	<b>Behavior</b>	<b>Default</b>	<b>0</b>	<b>0</b>	All References to MDA and VGA go to Hub Interface		<b>0</b>	<b>1</b>	Illegal Combination (DO NOT USE)		<b>1</b>	<b>0</b>	All References to VGA go to AGP/PCI. MDA-only references (I/O address 3BF and aliases) will go to Hub Interface.		<b>1</b>	<b>1</b>	VGA References go to AGP/PCI; MDA References go to Hub Interface
	<b>VGA</b>	<b>MDA</b>	<b>Behavior</b>																		
<b>Default</b>	<b>0</b>	<b>0</b>	All References to MDA and VGA go to Hub Interface																		
	<b>0</b>	<b>1</b>	Illegal Combination (DO NOT USE)																		
	<b>1</b>	<b>0</b>	All References to VGA go to AGP/PCI. MDA-only references (I/O address 3BF and aliases) will go to Hub Interface.																		
	<b>1</b>	<b>1</b>	VGA References go to AGP/PCI; MDA References go to Hub Interface																		

### 4.5.1.16 GCC1—GMCH Control Register #1 - Device #0

Address Offset: 52-53h  
 Default Value: 0000h  
 Access: Read/Write  
 Size: 16 bits

Bit	Descriptions
15:7	<b>Reserved</b>
6:4	<b>Graphics Mode Select (GMS).</b> Default Value = 000
3	<b>Device #2 Disable</b> When set to "1" this bit disables Device #2 and all associated spaces. Default Value = 0
2	<b>Device #2 Function 1 Enable</b> When set to "1", enables the second function within Device #2. Default Value = 0
1	<b>IGD VGA Disable (IVD)</b> Default Value = 0
0	<b>Device 2: Graphics Memory Size</b> Default Value = 0

### 4.5.1.17 FDHC - Fixed DRAM Hole Control Register - Device #0

Address Offset: 58h  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

This 8-bit register controls a single fixed SDRAM hole: 15-16 MB.

Bit	Description						
7	<b>Hole Enable (HEN).</b> This field enables a memory hole in SDRAM space. Host cycles matching an enabled hole are passed on to ICH3-M through Hub Interface. Hub Interface cycles matching an enabled hole will be ignored by the GMCH-M. Note that a selected hole is not re-mapped.  <table border="0"> <tr> <td style="padding-right: 20px;"><b>Bit 7</b></td> <td><b>Hole Enabled</b></td> </tr> <tr> <td>0</td> <td>None</td> </tr> <tr> <td>1</td> <td>15M-16M (1M bytes)</td> </tr> </table> Default Value=0.	<b>Bit 7</b>	<b>Hole Enabled</b>	0	None	1	15M-16M (1M bytes)
<b>Bit 7</b>	<b>Hole Enabled</b>						
0	None						
1	15M-16M (1M bytes)						
6:0	<b>Reserved.</b>						

#### 4.5.1.18 PAM(6:0) - Programmable Attribute Map Registers - Device #0

Address Offset: 59 - 5Fh  
 Default Value: 00h  
 Attribute: Read/Write  
 Size: 4 bits/register, 14 registers

The GMCH-M allows programmable memory attributes on 13 Legacy memory segments of various sizes in the 640 KB to 1 MB address range. Seven Programmable Attribute Map (PAM) Registers are used to support these features. Cacheability of these areas is controlled via the MTRR registers in the P6 processor. Two bits are used to specify memory attributes for each memory segment. These bits apply to both host, AGP/PCI and Hub Interface initiator accesses to the PAM areas. These attributes are:

**RE - Read Enable.** When RE = 1, the CPU read accesses to the corresponding memory segment are claimed by the GMCH-M and directed to main memory. Conversely, when RE = 0, the host read accesses are directed to PCI0.

**WE - Write Enable.** When WE = 1, the host write accesses to the corresponding memory segment are claimed by the GMCH-M and directed to main memory. Conversely, when WE = 0, the host write accesses are directed to PCI0.

The RE and WE attributes permit a memory segment to be Read Only, Write Only, Read/Write, or disabled. For example, if a memory segment has RE = 1 and WE = 0, the segment is Read Only.


Each PAM Register controls two regions, typically 16 KB in size. Each of these regions has a 4-bit field. The 4 bits that control each region have the same encoding and are defined in the following table.

**Table 20. Attribute Bit Assignment**

Bits [7, 3] Reserved	Bits [6, 2] Reserved	Bits [5, 1] WE	Bits [4, 0] RE	Description
X	X	0	0	<b>Disabled.</b> SDRAM is disabled and all accesses are directed to Hub Interface. The GMCH-M does not respond as a AGP/PCI or Hub Interface target for any read or write access to this area.
X	X	0	1	<b>Read Only.</b> Reads are forwarded to SDRAM and writes are forwarded to Hub Interface for termination. This write protects the corresponding memory segment. The GMCH-M will respond as a AGP/PCI or Hub Interface target for read accesses but not for any write accesses.
X	X	1	0	<b>Write Only.</b> Writes are forwarded to SDRAM and reads are forwarded to the Hub Interface for termination. The GMCH-M will respond as an AGP/PCI or Hub Interface target for write accesses but not for any read accesses.
X	X	1	1	<b>Read/Write.</b> This is the normal operating mode of main memory. Both read and write cycles from the host are claimed by the GMCH-M and forwarded to SDRAM. The GMCH-M will respond as a AGP/PCI or Hub Interface target for both read and write accesses. □

As an example, consider a BIOS that is implemented on the expansion bus. During the initialization process, the BIOS can be shadowed in main memory to increase the system performance. When BIOS is shadowed in main memory, it should be copied to the same address location. To shadow the BIOS, the attributes for that address range should be set to write only. The BIOS is shadowed by first doing a read of that address. This read is forwarded to the expansion bus. The host then does a write of the same address, which is directed to main memory. After the BIOS is shadowed, the attributes for that memory area are set to read only so that all writes are forwarded to the expansion bus. Figure 8 and Table 21 show the PAM registers and the associated attribute bits:

**Figure 8. PAM Registers**



**Table 21. PAM Registers and Associated Memory Segments**

PAM Reg	Attribute Bits	Memory Segment	Comments	Offset
PAM0[3:0]	<b>Reserved</b>			59h
PAM0[7:4]	R R WE RE	0F0000h - 0FFFFFFh	BIOS Area	59h
PAM1[3:0]	R R WE RE	0C0000h - 0C3FFFh	ISA Add-on BIOS	5Ah
PAM1[7:4]	R R WE RE	0C4000h - 0C7FFFh	ISA Add-on BIOS	5Ah
PAM2[3:0]	R R WE RE	0C8000h - 0CBFFFh	ISA Add-on BIOS	5Bh
PAM2[7:4]	R R WE RE	0CC000h - 0CFFFFh	ISA Add-on BIOS	5Bh
PAM3[3:0]	R R WE RE	0D0000h - 0D3FFFh	ISA Add-on BIOS	5Ch
PAM3[7:4]	R R WE RE	0D4000h - 0D7FFFh	ISA Add-on BIOS	5Ch
PAM4[3:0]	R R WE RE	0D8000h - 0DBFFFh	ISA Add-on BIOS	5Dh
PAM4[7:4]	R R WE RE	0DC000h - 0DFFFFh	ISA Add-on BIOS	5Dh
PAM5[3:0]	R R WE RE	0E0000h - 0E3FFFh	BIOS Extension	5Eh
PAM5[7:4]	R R WE RE	0E4000h - 0E7FFFh	BIOS Extension	5Eh
PAM6[3:0]	R R WE RE	0E8000h - 0EBFFFh	BIOS Extension	5Fh
PAM6[7:4]	R R WE RE	0EC000h - 0EFFFFh	BIOS Extension	5Fh

For details on overall system address mapping scheme see the Address Decoding Section of this document.

#### DOS Application Area (00000h-9FFFh)

The DOS area is 640 KB in size and it is further divided into two parts. The 512-KB area at 0 to 7FFFFh is always mapped to the main memory controlled by the GMCH-M, while the 128-KB address range from 080000 to 09FFFFh can be mapped to PCI0 or to main SDRAM. By default this range is mapped to main memory and can be declared as a main memory hole (accesses forwarded to PCI0) via GMCH-M's FDHC configuration register.

#### Video Buffer Area (A0000h-BFFFFh)

This 128-KB area is not controlled by attribute bits. The host -initiated cycles in this region are always forwarded to either PCI0 or AGP/PCI1 or PCI2 unless this range is accessed in SMM mode. ***Routing of accesses is controlled by the Legacy VGA control mechanism of the "virtual" PCI-PCI bridge device embedded within the GMCH-M.***

This area can be programmed as SMM area via the SMRAM register. When used as an SMM space this range cannot be accessed from Hub Interface or AGP.

#### Expansion Area (C0000h-DFFFFh)

This 128-KB area is divided into eight 16-KB segments that can be assigned with different attributes via PAM control register as defined by Table 21.

#### Extended System BIOS Area (E0000h-EFFFFh)

This 64-KB area is divided into four 16-KB segments that can be assigned with different attributes via PAM control register as defined by the Table 21.

### System BIOS Area (F000h-FFFFh)

This area is a single 64-KB segment that can be assigned with different attributes via PAM control register as defined by the Table 21.

#### 4.5.1.19 DRB — DRAM Row Boundary Register - Device #0

Address Offset: 60-67h  
 Default Value: 00h  
 Access: Read/Write (Read\_Only if D\_LCK = 1)  
 Size: 8 bits

Row Boundary Register defines the upper boundary address of each SDRAM row in 32-MB granularity.

Each row has its own DRB register. Contents of these 8-bit registers represent the boundary address in 32-MB granularity. For example, a value of 1 indicates 32 MB.

Row0: 60h  
 Row1: 61h  
 Row2: 62h  
 Row3: 63h  
 Row4: 64h: Reserved  
 Row5: 65h: Reserved  
 Row6: 66h: Reserved  
 Row7: 67h: Reserved

DRB0 = Total memory in row0 (in 32 Mbytes)

DRB1 = Total memory in row0 + row1 (in 32 Mbytes)

----

DRB4 = Total memory in row0 + row1 + row2 + row3 + (in 32 Mbytes)

**Note:** The number of DRB registers and number of bits per DRB register are system dependent. For example, a system that support 4 rows of SDRAM and a max memory of 1.0 GB needs only 4 DRB registers and 4 bits per DRB.

GMCH-M supports 4 physical rows of Single data rate SDRAM in 2 SO-DIMMs. The width of a row is 64 bits. Each SO-DIMM/Row is represented by a byte. Each byte has the following format.

GMCH-M supported maximum memory size: 1.0 GB.



Bit	Description
7:0	<p><b>SDRAM Row Boundary Address:</b> This 8-bit value defines the upper and lower addresses for each SDRAM row.</p> <p>Bits 6:0 of this field are compared against the address lines A[31:25] to determine the upper address limit of a particular row.</p> <p>Bit 7 must be Zero.</p> <p>Default Value=0000/0000.</p>



### 4.5.1.20 DRA — DRAM Row Attribute Register - Device #0

Address Offset: 70-71h  
 Default Value: FFh  
 Access: Read/Write (Read\_Only if D\_LCK = 1)  
 Size: 8 bits  
 Row0, 1: 70h  
 Row2, 3: 71h

Row Attribute Register defines the page size of each row.



Bit	Description												
3:0(7:4)	<p><b>Row Attribute:</b> This 4-bit field defines the page size of the row. Page Size is dependent on the technology as shown in the table below.</p> <table style="margin-left: 20px;"> <thead> <tr> <th>Bits 3:0</th> <th>Page Size</th> </tr> </thead> <tbody> <tr> <td>"0000"</td> <td>2KB</td> </tr> <tr> <td>"0001"</td> <td>4 KB</td> </tr> <tr> <td>"0010"</td> <td>8 KB</td> </tr> <tr> <td>"0011"</td> <td>16 KB.</td> </tr> <tr> <td>"1111"</td> <td>Empty Row.</td> </tr> </tbody> </table> <p><b>All Other Combinations are Reserved.</b>            Default Value=1111.</p>	Bits 3:0	Page Size	"0000"	2KB	"0001"	4 KB	"0010"	8 KB	"0011"	16 KB.	"1111"	Empty Row.
Bits 3:0	Page Size												
"0000"	2KB												
"0001"	4 KB												
"0010"	8 KB												
"0011"	16 KB.												
"1111"	Empty Row.												

### 4.5.1.21 DRT—DRAM Timing Register - Device #0

Address Offset: 78-7Bh  
 Default Value: 00000010h  
 Access: Read/Write  
 Size: 32 bits

This register controls the timing of the SDRAM Controller.

Bit	Description																												
31:19	<b>Reserved.</b>																												
18:16	<p><b>DRAM Idle Timer:</b> This field determines the number of clocks the SDRAM controller allows a row in the idle state (un-accessed) before pre-charging all pages in that row; or powering down that row based on the settings of bit 28 and bit 14 of DRC.</p> <p><b>Bit[18:16] Idle clocks before Action</b></p> <table> <tr> <td>0 0 0</td> <td>Infinite (Counter is disabled and no action is taken)</td> </tr> <tr> <td>0 0 1</td> <td>0 (Not Supported on GMCH-M as this setting requires auto precharge)</td> </tr> <tr> <td>0 1 0</td> <td>8</td> </tr> <tr> <td>0 1 1</td> <td>16</td> </tr> <tr> <td>1 0 0</td> <td>64</td> </tr> <tr> <td>1 0 1</td> <td>256</td> </tr> <tr> <td>1 1 0</td> <td>512</td> </tr> <tr> <td>1 1 1</td> <td>1024</td> </tr> </table> <p>DRC 28            DRC 14            Action on Counter Expiration.                      (Pwr Dwn Enbl) (Page Cls Enbl)</p> <table> <tr> <td>0</td> <td>0</td> <td>None (Counter Disabled)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Pre-Charge All</td> </tr> <tr> <td>1</td> <td>0</td> <td>Power Down and De-assert CKE, Pages open.</td> </tr> <tr> <td>1</td> <td>1</td> <td>Pre-charge All, Power Down and De-assert CKE</td> </tr> </table> <p>Default Value=000.                      Recommended settings for DRC 28=1, DRC 14=1 and DRT 18:16 =010.</p>	0 0 0	Infinite (Counter is disabled and no action is taken)	0 0 1	0 (Not Supported on GMCH-M as this setting requires auto precharge)	0 1 0	8	0 1 1	16	1 0 0	64	1 0 1	256	1 1 0	512	1 1 1	1024	0	0	None (Counter Disabled)	0	1	Pre-Charge All	1	0	Power Down and De-assert CKE, Pages open.	1	1	Pre-charge All, Power Down and De-assert CKE
0 0 0	Infinite (Counter is disabled and no action is taken)																												
0 0 1	0 (Not Supported on GMCH-M as this setting requires auto precharge)																												
0 1 0	8																												
0 1 1	16																												
1 0 0	64																												
1 0 1	256																												
1 1 0	512																												
1 1 1	1024																												
0	0	None (Counter Disabled)																											
0	1	Pre-Charge All																											
1	0	Power Down and De-assert CKE, Pages open.																											
1	1	Pre-charge All, Power Down and De-assert CKE																											
15:11	<b>Reserved</b>																												
10	<p><b>Activate to Precharge delay (tRAS).</b> This bit controls the number of CLKs for tRAS.</p> <p>0 = tRAS = 7 CLKs                      1 = tRAS = 5 CLKs.                      Default Value=0.</p>																												
9:6	<b>Reserved</b>																												
5:4	<p><b>CAS# Latency (tCL).</b> This bit controls the number of CLKs between when a read command is sampled by the SDRAM and when GMCH-M samples read data from the SDRAM.</p> <p>00 = <b>Reserved</b>                      01 = 3                      10 = 2                      11 = <b>Reserved</b>                      Default Value=01.</p>																												
3	<b>Reserved</b>																												





Bit	Description
2	<b>DRAM RAS# to CAS# Delay (tRCD).</b> This bit controls the number of CLKs from a Row Activate command to a read or write command. <b>0</b> = 3 clocks will be inserted between a row activate command and either a read or write command. <b>1</b> = 2 clocks will be inserted between a row activate command and either a read or write command. Default Value=0.
1	<b>Reserved</b>
0	<b>DRAM RAS# Precharge (tRP).</b> This bit controls the number of CLKs for RAS# pre-charge. <b>0</b> = 3 clocks of RAS# pre-charge are provided. <b>1</b> = 2 clocks of RAS# pre-charge are provided Default Value=0.

#### 4.5.1.22 DRC - DRAM Controller Mode Register - Device #0

Address Offset: 7C-7Fh  
 Default Value: 00000000h  
 Access: Read/Write  
 Size: 32 bits

Bit	Description																																
31:30	<b>Specification Revision Number.</b> Hardwired to "00" on GMCH-M.																																
29	<p><b>Initialization Complete (IC):</b> Setting this bit to a "1" enables SDRAM refreshes. On power up and S3 exit, the BIOS initializes the SDRAM array and sets this bit to a "1". This bit works in combination with the RMS bits in controlling refresh state:</p> <p><b>IC RMS Refresh State</b></p> <table> <tr><td>0</td><td>XXX</td><td>OFF</td></tr> <tr><td>X</td><td>000</td><td>OFF</td></tr> <tr><td>1</td><td>001</td><td>ON</td></tr> <tr><td>1</td><td>010</td><td>ON</td></tr> <tr><td>1</td><td>011</td><td>ON</td></tr> <tr><td>1</td><td>111</td><td>ON</td></tr> </table> <p>Default Value=0.</p>	0	XXX	OFF	X	000	OFF	1	001	ON	1	010	ON	1	011	ON	1	111	ON														
0	XXX	OFF																															
X	000	OFF																															
1	001	ON																															
1	010	ON																															
1	011	ON																															
1	111	ON																															
28	<p><b>DRAM Row Power- Mgmt Enable:</b> When this bit is set to a 1, a SDRAM row is powered down (issued a power down command and CKE de-asserted) after the SDRAM idle timer (as programmed in DRT) expires. During a refresh, rows in the low power state are powered up and refreshed. Hence, coming out of a refresh all rows will be powered up.</p> <p>Default Value=0.</p>																																
27	<b>Reserved.</b>																																
26:24	<p><b>Active Row Count:</b> This field determines the number of rows the SDRAM controller allows in the active state if SDRAM row power management is enabled (bit 28). All populated rows not in the active state are in power down. An access to a row in power down will cause that row to exit power down, following that the LRU row is placed into power down if the number of active rows is greater than that allowed by this register.</p> <p><b>Bit[26:24] Maximum number of Active Rows</b></p> <table> <tr><td>0</td><td>0</td><td>0</td><td>All rows allowed to be in active state.</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1 Row</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>2 Rows</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>3 Rows</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>4 Rows</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>Reserved</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>Reserved</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>Reserved</td></tr> </table> <p>Default Value=000.</p>	0	0	0	All rows allowed to be in active state.	0	0	1	1 Row	0	1	0	2 Rows	0	1	1	3 Rows	1	0	0	4 Rows	1	0	1	Reserved	1	1	0	Reserved	1	1	1	Reserved
0	0	0	All rows allowed to be in active state.																														
0	0	1	1 Row																														
0	1	0	2 Rows																														
0	1	1	3 Rows																														
1	0	0	4 Rows																														
1	0	1	Reserved																														
1	1	0	Reserved																														
1	1	1	Reserved																														
23:20	<b>Reserved.</b>																																
19:15	<b>Reserved.</b>																																
14	<p><b>Page Close Enable:</b> When this bit is set to a 1, SDRAM row pages are closed after the SDRAM idle timer (as programmed in DRT) expires.</p> <p>Default Value=0.</p>																																
13:11	<b>Reserved</b>																																

Bit	Description						
10:8	<p><b>Refresh Mode Select (RMS):</b> Bits Determine if Refresh is enabled and Refresh Rate.</p> <p>000: Refresh Disabled.</p> <p>001: Refresh Enabled. Refresh interval 15.6 <math>\mu</math>s.</p> <p>010: Refresh Enabled. Refresh interval 7.8 <math>\mu</math>s.</p> <p>011: <b>Reserved</b></p> <p>111: Refresh Enabled. Refresh interval 128 Clocks. (Fast Refresh Mode)</p> <p><b>All Other Combinations are reserved.</b></p> <p>Default Value=000.</p>						
7	<b>Reserved</b>						
6:4	<p><b>Mode Select (SMS).</b> These bits select the special operational mode of the GMCH-M SDRAM interface. The special modes are intended for initialization at power up.</p> <p><b>000</b> = Self refresh (Default). In this mode CKEs are de-asserted. All other values cause CKE assertion. The exception is in C3/S1/S3 this register is programmed to "normal operation", the DRAMs are in self-refresh, and CKEs are de-asserted.</p> <p><b>001</b> = NOP Command Enable. In this mode all CPU cycles to SDRAM result in a NOP Command on the SDRAM interface.</p> <p><b>010</b> = All Banks Pre-charge Enable. In this mode all CPU cycles to SDRAM result in an All Banks Pre-charge Command on the SDRAM interface.</p> <p><b>011</b> = Mode Register Set Enable. In this mode all CPU cycles to SDRAM result in a mode register set command on the SDRAM interface. The Command is driven on the MA[12:0] lines. MA[2:0] must always be driven to 010 for burst of 4 mode. MA3 must be driven to 1 for interleave wrap type.</p> <p>MA[6:4] needs to be driven based on the value programmed in the CAS# Latency field.</p> <table border="0" data-bbox="506 1129 779 1226"> <tr> <td><u>CAS Latency</u></td> <td><u>MA[6:4]</u></td> </tr> <tr> <td>2 Clocks</td> <td>010</td> </tr> <tr> <td>3 Clocks</td> <td>011</td> </tr> </table> <p>MA[12:7] must be driven to 00000.</p> <p>BIOS must calculate and drive the correct host address for each row of memory such that the correct command is driven on the MA[12:0] lines.</p> <p><b>100</b> = Reserved.</p> <p><b>101</b> = Reserved.</p> <p><b>110</b> = CBR Refresh Enable. In this mode all CPU cycles to SDRAM result in a CBR cycle on the SDRAM interface.</p> <p><b>111</b> = Normal Operation.</p> <p><b>Default Value=000.</b></p>	<u>CAS Latency</u>	<u>MA[6:4]</u>	2 Clocks	010	3 Clocks	011
<u>CAS Latency</u>	<u>MA[6:4]</u>						
2 Clocks	010						
3 Clocks	011						
3:2	<b>Reserved.</b>						
1:0	<b>Reserved.</b>						

#### 4.5.1.23 DTC - DRAM Throttling Control Register - Device #0.

Offset Address: 8C-8Fh  
 Default Value: 0000\_0000h  
 Access: Read/Write/Lock  
 Size: 32 bits

Throttling is independent for Reads and Writes. If the number of Oct-Words (16 bytes) read/written during a global dram sampling window (GDSW) exceeds the DRAM Bandwidth Threshold defined below, then the DRAM throttling mechanism will be invoked to limit DRAM reads/writes to a lower bandwidth checked and throttled over smaller time windows. After exceeding the limit, throttling will be active for the remainder of the current GDSW and for the next GDSW after which it will return to non-throttling mode. The throttling mechanism accounts for the actual bandwidth consumed during the sampling window, by reducing the allowed bandwidth within the smaller throttling window based on the bandwidth consumed during the sampling period.

Bandwidth Limit	Range within GDSW (as a %age of GDSW) where Bandwidth Exceeded the Limit	Bandwidth Allowed for rest of current, next GDSW (% of Adaptive throttle Window)
74%	88 - 100%	68%
	74 - 88%	60%
60%	88 - 100%	54%
	74 - 88%	48%
	60 - 74%	44%
46%	82 - 100%	38%
	64 - 82%	34%
	46 - 64%	30%
36%	84 - 100%	32%
	66 - 84%	28%
	50 - 66%	26%
	36 - 50%	24%

Bits	Description
31	<b>Throttle Lock (TLOCK):</b> This bit secures the SDRAM throttling control register. Once a '1' is written to this bit, all of the configuration register bits in DTC (including TLOCK) documented below become read-only. Default Value=0.
30	<b>Intel Reserved</b>
29:28	<b>DRAM Throttle Mode (TMODE):</b> <u>Bits</u> <u>Mode</u> 0 0 Throttling turned off. 0 1 Bandwidth Counter mechanism is enabled. When bandwidth exceeds threshold set in the r/w PTC field, DRAM read/write throttling begins. 1 0 Thermal Sensor based throttling enabled. When the device's thermal sensor is tripped DRAM

Bits	Description
1 1	Write throttling begins based on settings programmed in WPTC. Read throttling is disabled. With this setting Thermal Sensor and DRAM Counter mechanisms are both enabled. However, read throttling is bandwidth counter triggered only while write throttling is thermal sensor or counter triggered. Both read and write throttling mechanisms use programmed values in the throttle control registers. Default Value=00
27	<b>Reserved</b>
26:24	<b>Read Power Throttle Control.</b> These bits select the Power Throttle Bandwidth Limits for Read operations to System Memory.  <b>R/W, RO if Throttle Lock.</b> 000 = No Limit (1067 MB/ 1600 MB/ 2133 MB/Sec) 001 = Limit at 74 % ( 789 MB/ 1184 MB/ 1578 MB/Sec) 010 = Limit at 60 % ( 640 MB/ 0960 MB/ 1280 MB /Sec) 011 = Limit at 46% ( 491 MB/ 0736 MB/ 0981 MB Sec) 100 = Limit at 36% ( 384 MB/ 0576 MB/ 0768 MB Sec) 101 = Reserved. 110 = Reserved. 111 = Reserved. Default Value=000
23	<b>Reserved</b>
22:20	<b>Write Power Throttle Control.</b> These bits select the Power Throttle Bandwidth Limits for Write operations to System Memory.  <b>R/W, RO if Throttle Lock.</b> 000 = No Limit (1067 MB/ 1600 MB/ 2133 MB/Sec) 001 = Limit at 74 % ( 789 MB/ 1184 MB/ 1578 MB/Sec) 010 = Limit at 60 % ( 640 MB/ 0960 MB/ 1280 MB /Sec) 011 = Limit at 46% ( 491 MB/ 0736 MB/ 0981 MB Sec) 100 = Limit at 36% ( 384 MB/ 0576 MB/ 0768 MB Sec) 101 = Reserved. 110 = Reserved. 111 = Reserved. Default Value=000
19:16	<b>Reserved</b>
15:8	<b>Global DRAM Sampling Window (GDSW):</b> This eight bit value is multiplied by 4 to define the length of time in milliseconds (0-1020) over which the number of OctWords (16 bytes) read/written is counted and Throttling is imposed. Default Value=00000000.
7:0	<b>Reserved</b>

#### 4.5.1.24 SMRAM - System Management RAM Control Register - Device #0

Address Offset: 90h  
 Default Value: 02h  
 Access: Read/Write/Lock, Read Only  
 Size: 8 bits

The SMRAM register controls how accesses to Compatible and Extended SMRAM spaces are treated. The Open, Close, and Lock bits function only when G\_SMRAME bit is set to a 1. Also, the OPEN bit must be reset before the LOCK bit is set.

Bit	Description
7	<b>Reserved</b>
6	<p><b>SMM Space Open (D_OPEN):</b> When D_OPEN=1 and D_LCK=0, the SMM space SDRAM is made visible even when SMM decode is not active. This is intended to help BIOS initialize SMM space. Software should ensure that D_OPEN=1 and D_CLS=1 are not set at the same time. When D_LCK is set to a 1, D_OPEN is reset to 0 and becomes read only. Default Value=0.</p>
5	<p><b>SMM Space Closed (D_CLS):</b> When D_CLS = 1 SMM space DRAM is not accessible to data references, even if SMM decode is active. Code references may still access SMM space SDRAM. This will allow SMM software to reference "through" SMM space to update the display even when SMM is mapped over the VGA range. Software should ensure that D_OPEN=1 and D_CLS=1 are not set at the same time. Default Value=0.</p>
4	<p><b>SMM Space Locked (D_LCK):</b> When D_LCK is set to 1 then D_OPEN is reset to 0 and D_LCK, D_OPEN, G_SMRAME, C_BASE_SEG, GMS, DRB, DRA, H_SMRAM_EN, TSEG_SZ and TSEG_EN become read only. GBA[15:0] and GAR[15:0] associated with the SDRAM controller also become read only after D_LCK is set. D_LCK can be set to 1 via a normal configuration space write but can only be cleared by a Full Reset. The combination of D_LCK and D_OPEN provide convenience with security. The BIOS can use the D_OPEN function to initialize SMM space and then use D_LCK to "lock down" SMM space in the future so that no application software (or BIOS itself) can violate the integrity of SMM space, even if the program has knowledge of the D_OPEN function. Default Value=0.</p>
3	<p><b>Global SMRAM Enable (G_SMRAME).</b> If set to a 1, then Compatible SMRAM functions is enabled, providing 128 KB of SDRAM accessible at the A0000h address while in SMM (ADS# with SMM decode). To enable Extended SMRAM function this bit has be set to 1. Refer to the section on SMM for more details. Once D_LCK is set, this bit becomes read only. Default Value=0.</p>
2:0	<p><b>Compatible SMM Space Base Segment (C_BASE_SEG) (RO).</b> This field indicates the location of SMM space. "SMM DRAM" is not remapped. It is simply "made visible" if the conditions are right to access SMM space, otherwise the access is forwarded to Hub Interface. C_BASE_SEG is hardwired to 010 to indicate that the GMCH-M supports the SMM space at A0000h-BFFFFh. Default Value=010.</p>



### 4.5.1.25 ESMRAMC - Extended System Management RAM Control Register - Device #0

Address Offset: 91h  
 Default Value: 38h  
 Access: Read/Write  
 Size: 8 bits

The Extended SMRAM register controls the configuration of Extended SMRAM space. The Extended SMRAM (E\_SMRAM) memory provides a write-back cacheable SMRAM memory space that is above 1 MB.

Bit	Description						
7	<p><b>H_SMRAM_EN (H_SMRAME):</b> Controls the SMM memory space location (i.e. above 1 MB or below 1MB) When G_SMRAME is 1 and H_SMRAME this bit is set to 1, the high SMRAM memory space is enabled. SMRAM accesses from 0FEDA0000h to 0FEDBFFFFh are remapped to SDRAM address 000A0000h to 000BFFFFh.</p> <p><b>Once D_LCK is set, this bit becomes read only.</b></p> <p>Default Value=0.</p>						
6	<p><b>E_SMRAM_ERR (E_SMERR):</b> This bit is set when CPU accesses the defined memory ranges in Extended SMRAM (High Memory and T-segment) while not in SMM space and with the D-OPEN bit = 0. It is software's responsibility to clear this bit. The software must write a 1 to this bit to clear it</p> <p>Default Value=0.</p>						
5	<p><b>SMRAM_Cache (SM_CACHE):</b> This bit is <u>forced to '1'</u> by the GMCH-M .</p> <p>Default Value=1.</p>						
4	<p><b>SMRAM_L1_EN (SM_L1):</b> This bit is <u>forced to '1'</u> by the GMCH-M.</p> <p>Default Value=1.</p>						
3	<p><b>SMRAM_L2_EN (SM_L2):</b> This bit is <u>forced to '1'</u> by the GMCH-M.</p> <p>Default Value=1.</p>						
2	<p><b>Reserved</b></p>						
1	<p><b>TSEG_SZ(T_SZ):</b> Selects the size of the TSEG memory block if enabled. This memory is taken from the top of SDRAM space (i.e. TOM - TSEG_SZ), which is no longer claimed by the memory controller. This field decodes as follows:</p> <table border="1"> <thead> <tr> <th>TSEG_SZ</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>(TOM-512K) to TOM</td> </tr> <tr> <td>1</td> <td>(TOM-1M) to TOM</td> </tr> </tbody> </table> <p><b>Once D_LCK is set, this bit becomes read only.</b></p> <p>Default Value=0.</p>	TSEG_SZ	Description	0	(TOM-512K) to TOM	1	(TOM-1M) to TOM
TSEG_SZ	Description						
0	(TOM-512K) to TOM						
1	(TOM-1M) to TOM						
0	<p><b>TSEG_EN (T_EN):</b> Enabling of SMRAM memory (TSEG, 512 Kbytes or 1 Mbytes of additional SMRAM memory) for Extended SMRAM space only. When G_SMRAME =1 and TSEG_EN = 1, the TSEG is enabled to appear in the appropriate physical address space.</p> <p><b>Once D_LCK is set, this bit becomes read only.</b></p> <p>Default Value=0.</p>						

#### 4.5.1.26 ERRSTS – Error Status Register – Device #0

Address Offset: 92-93h  
 Default Value: 0000h  
 Access: Read/Write Clear  
 Size: 16 bits

This register is used to report various error conditions via Hub interface special cycles. An SERR, SMI, or SCI Error Hub interface special cycle may be generated on a zero to one transition of any of these flags when enabled in the PCICMD/ERRCMD, SMICMD, or SCICMD registers respectively.

Bit	Description
15:13	<b>Reserved</b>
12	<b>Reserved</b>
11	<b>Reserved</b>
10	<b>Reserved</b>
9	<b>LOCK to non-DRAM Memory Flag (LCKF). (R/WC)</b> When this bit is set it indicates that a CPU initiated LOCK cycle targeting non-DRAM memory space occurred. Software must write a “1” to clear this status bit
8	<b>Received Refresh Timeout.</b> This Bit is set when 1024 memory core refresh are Queued up. Software must write a “1” to clear this status bit.
7	<b>DRAM Throttle Flag (DTF) (R/WC).</b> When this bit is set it indicates that the DRAM Throttling condition occurred. Software must write a “1” to clear this status bit.
6	<b>Reserved</b>
5	<b>Received Unimplemented Special Cycle Hub interface Completion Packet FLAG (UNSC) (R/WC).</b> When this bit is set it indicates that the GMCH initiated a Hub interface request that was terminated with a Unimplemented Special Cycle completion packet. Software must write a “1” to clear this status bit.
4	<b>AGP Access Outside of Graphics Aperture Flag (OOGF). (R/WC)</b> When this bit is set it indicates that an AGP access occurred to an address that is outside of the graphics aperture range. Software must write a “1” to clear this status bit.
3	<b>Invalid AGP Access Flag (IAAF). (R/WC)</b> When this bit is set to “1” it indicates that an AGP access was attempted outside of the graphics aperture and either to the 640k - 1M range or above the top of memory. Software must write a “1” to clear this status bit.
2	<b>Invalid Graphics Aperture Translation Table Entry Flag (ITTEF). (R/WC)</b> When this bit is set to “1”, it indicates that an invalid translation table entry was returned in response to an AGP access to the graphics aperture. Software must write a “1” to clear this status bit. Invalid translation table entries include the following: Invalid bit set in table entry. Translated address hits PAM region. Translated address hits enabled physical SMM space.
1	<b>Reserved</b>
0	<b>Reserved</b>



### 4.5.1.27 ERRCMD - Error Command Register - Device #0

Address Offset: 94-95h  
 Default Value: 0000h  
 Access: Read/Write  
 Size: 16 bits

This register enables various errors to generate an SERR Hub Interface special cycle. . Since the GMCH-M does not have an SERR# signal, SERR messages are passed from the GMCH-M to the ICH3-M over the Hub Interface. The actual generation of the SERR message is globally enabled for Device #0 via the PCI Command register.

**Note:** An error can generate one and only one Hub Interface error special cycle. The software is responsible to ensure that when an SERR error message is enabled for an error condition, SMI and SCI error messages are disabled for that same error condition.

Bit	Description
15:10	<b>Reserved.</b>
9	<b>SERR on LOCK to non-SDRAM Memory.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when a CPU initiated LOCK transaction targeting non-SDRAM memory space occurs. If this bit is "0" then reporting of this condition is disabled. Default Value=0.
8	<b>SERR on SDRAM Refresh timeout.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when a SDRAM Refresh timeout occurs. If this bit is "0" then reporting of this condition is disabled. Default Value=0.
7	<b>SERR on SDRAM Throttle Condition.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when a SDRAM Read or Write Throttle condition occurs. If this bit is "0" then reporting of this condition is disabled. Default Value=0.
6	<b>SERR on Receiving Target Abort on Hub Interface.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when a GMCH-M originated Hub Interface cycle is terminated with a Target Abort. If this bit is "0" then reporting of this condition is disabled. Default Value=0.
5	<b>SERR on Receiving Unimplemented Special Cycle Hub Interface Completion Packet.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when a GMCH-M initiated Hub Interface request is terminated with a Unimplemented Special Cycle completion packet. If this bit is "0" then reporting of this condition is disabled. Default Value=0.
4	<b>SERR on AGP Access Outside of Graphics Aperture.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when an AGP access occurs to an address outside of the graphics aperture. If this bit is "0" then reporting of this condition is disabled. Default Value=0.
3	<b>SERR on Invalid AGP Access.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when an AGP access occurs to an address outside of the graphics aperture and either to the 640K - 1M range or above the top of memory. Default Value=0.
2	<b>SERR on Access to Invalid Graphics Aperture Translation Table Entry.</b> When this bit is set to "1", the GMCH-M generates an SERR Hub Interface special cycle when an invalid translation table entry was returned in response to a AGP access to the graphics aperture. If this bit is "0" then reporting of this condition via SERR messaging is disabled. Default Value=0.
1	<b>Reserved</b>
0	<b>Reserved</b>

**Table 22. Summary of GMCH-M Error Sources, Enables and Status Flags**

Error Event	Hub I/F Message	Enable Bits Required to be Set	Status Flags Set
SDRAM Refresh Timeout	SERR	PCICMD bit 8 ERRCMD bit 8	PCISTS bit 14 ERRSTS bit 8
CPU LOCK to non-SDRAM memory	SERR	PCICMD bit 8 ERRCMD bit 9	PCISTS bit 14 ERRSTS bit 9
SDRAM Throttle	SERR	PCICMD bit 8 ERRCMD bit 7	PCISTS bit 14 ERRSTS bit 7
Received Hub Interface Target Abort	SERR	PCICMD bit 8 ERRCMD bit 6	PCISTS bit 14 PCISTS bit 12
Unimplemented Special Cycle	SERR	PCICMD bit 8 ERRCMD bit 5	PCISTS bit 14 ERRSTS bit 5
AGP Access Outside of Graphics Aperture	SERR	PCICMD bit 8 ERRCMD bit 4	PCISTS bit 14 ERRSTS bit 4
Invalid AGP Access	SERR	PCICMD bit 8 ERRCMD bit 3	PCISTS bit 14 ERRSTS bit 3
Access to Invalid GTLB Entry	SERR	PCICMD bit 8 ERRCMD bit 2	PCISTS bit 14 ERRSTS bit 2
AGP PCI Parity Error Detected	SERR	PCICMD1 bit 8 BCTRL bit 0	PCISTS1 bit 14 SSTS bit 15
AGP PCI Received Target Abort	SERR	PCICMD1 bit 8 ERRCMD1 bit 0	PCISTS1 bit 14 SSTS bit 12



### 4.5.1.28 ACAPID - AGP Capability Identifier Register - Device #0

Address Offset: A0-A3h  
Default Value: 00200002h  
Access: Read Only  
Size: 32 bits

This register provides standard identifier for AGP capability.

Bit	Description
31:24	<b>Reserved</b>
23:20	<b>Major AGP Revision Number:</b> These bits provide a major revision number of AGP specification to which this version of GMCH-M conforms. These bits are set to the value 0010 to indicate AGP Rev. 2.x. Default Value=0010.
19:16	<b>Minor AGP Revision Number:</b> These bits provide a minor revision number of AGP specification to which this version of GMCH-M conforms. This number is hardwired to value of 0000 (i.e. implying Rev x.0). Together with major revision number, this field identifies GMCH-M as an AGP REV 2.0 compliant device. Default Value=0000.
15:8	<b>Next Capability Pointer:</b> AGP capability is the last capability described via the capability pointer mechanism and therefore these bits are hardwired to 00h to indicate the end of the capability linked list. Default Value=0000/0000.
7:0	<b>AGP Capability ID:</b> This field identifies the linked list item as containing AGP registers. This field has the value 02h as assigned by the PCI SIG. Default Value=0000/0010.

#### 4.5.1.29 AGPSTAT - AGP Status Register - Device #0

Address Offset: A4-A7h  
 Default Value: 1F000217h  
 Access: Read Only  
 Size: 32 bits

This register reports AGP device capability/status.

Bit	Description
31:24	<b>Request Queue.</b> This field is hardwired to 1Fh to indicate a maximum of 32 outstanding AGP command requests can be handled by the GMCH-M. Default =1Fh to allow a maximum of 32 outstanding AGP command requests. Default Value=00011111.
23:10	<b>Reserved</b>
9	<b>SBA.</b> This bit indicates that the GMCH-M supports side band addressing. It is hardwired to 1.
8:6	<b>Reserved</b>
5	<b>4G.</b> This bit indicates that the GMCH-M does not support addresses greater than 4 GB. It is hardwired to 0.
4	<b>Fast Writes</b> The GMCH-M supports Fast Writes from the CPU to the AGP master. Fast Writes are disabled. Default Value=1.
3	<b>Reserved</b>
2:0	<b>RATE.</b> After reset the GMCH-M reports its data transfer rate capability. Bit 0 identifies if AGP device supports 1x data transfer mode Bit 1 identifies if AGP device supports 2x data transfer mode Bit 2 identifies if AGP device supports 4x data transfer mode. 1x, 2x, and 4x data transfer modes are supported by the GMCH-M. <b>Note:</b> The selected data transfer mode applies to both AD bus and SBA bus. Default Value=111.

### 4.5.1.30 AGPCMD - AGP Command Register - Device #0

Address Offset: A8-ABh  
 Default Value: 00000000h  
 Access: Read/Write  
 Size: 32 bits

This register provides control of the AGP operational parameters.

Bit	Description
31:10	<b>Reserved.</b>
9	<b>SBA Enable.</b> When this bit is set to 1, the side band addressing mechanism is enabled. Default Value=0.
8	<b>AGP Enable.</b> When this bit is reset to 0, the GMCH-M will ignore all AGP operations, including the sync cycle. Any AGP operations received while this bit is set to 1 will be serviced even if this bit is reset to 0. If this bit transitions from a 1 to a 0 on a clock edge in the middle of an SBA command being delivered in 1X mode the command will be issued. When this bit is set to 1 the GMCH-M will respond to AGP operations delivered via PIPE#, or to operations delivered via SBA if the AGP Side Band Enable bit is also set to 1. Default Value=0.
7:6	<b>Reserved.</b>
5	<b>4G.</b> The GMCH-M as an AGP target does not support addressing greater than 4 GB. This bit is hardwired to 0.
4	<b>Fast Write Enable</b> When set to "1" GMCH-M AGP master supports Fast Writes. When set to "0" Fast Writes are disabled. Default Value=0.
3	<b>Reserved.</b>
2:0	<b>Data Rate:</b> The settings of these bits determine the AGP data transfer rate. One (and only one) bit in this field must be set to indicate the desired data transfer rate. 001 = 1X (Bit 0) 010 = 2X (Bit 1) 100 = 4x (Bit 2) The same bit must be set on both master and target. Configuration software will update this field by setting only one bit that corresponds to the capability of AGP master (after that capability has been verified by accessing the same functional register within the AGP masters configuration space.) Note that the selected data transfer mode applies to both AD bus and SBA bus. Default Value=000.

#### 4.5.1.31 AGPCTRL - AGP Control Register - Device #0

Address Offset: B0-B1h  
 Default Value: 00000000h  
 Access: Read/Write  
 Size: 32 bits

This register provides for additional control of the AGP interface.

Bit	Description
31:8	<b>Reserved</b>
7	<b>GTLB Enable (and GTLB Flush Control) (R/W):</b> <b>Note:</b> This bit can be changed dynamically (i.e. while an access to GTLB occurs). Default Value=0.
6:0	<b>Reserved</b>

#### 4.5.1.32 AFT – AGP Functional Test Register – Device #0

Address Offset: B2-B3h  
 Default Value: 0000h  
 Access: Read/Write  
 Size: 16 bits

This register provides for additional control of the AGP interface.

Bit	Description
15:10	<b>Reserved</b>
9	<b>PCI Read Buffer Disable. (RW)</b> When set to “1” is disabled. In this mode all data pre-fetched and buffered for a PCI-to-DRAM read will be discarded when that read transaction terminates. This bit defaults to “0”.
8:4	<b>AGP PCI1 Discard Timer Time-out Count. (RW)</b> These bits control the length of AGP/PCI1 Delayed Transaction discard time-out for the purpose of enhancing the system testability. Default value is 11111b (31d) for a discard count of 1024d ((value+1)*32).
3:0	<b>Reserved</b>

#### 4.5.1.33 APSIZE— Aperture Size - Device #0

Address Offset: B4h  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

This register determines the effective size of the Graphics Aperture. This register can be updated by the GMCH-M-specific BIOS configuration sequence before the PCI standard bus enumeration sequence. If the register is not updated then a default value will select an aperture of maximum size (i.e. 256 MB). The size of the table that will correspond to a 256 MB aperture is not practical for most applications and

therefore these bits must be programmed to a smaller practical value that will force adequate address range to be requested via APBASE register from the PCI configuration software.

Bit	Description										
7:6	<b>Reserved</b>										
5:3	<p><b>Graphics Aperture Size (APSIZE) (R/W):</b> Each bit in APSIZE[5:3] operates on similarly ordered bits in APBASE[27:25] of the Aperture Base configuration register. When a particular bit of this field is “0” it forces the similarly ordered bit in APBASE[27:25] to behave as “hardwired” to 0. When a particular bit of this field is set to “1” it allows the corresponding bit of the APBASE[27:25] to be read/write accessible. Only the following combinations are allowed when the Aperture is enabled:</p> <table border="0"> <tr> <td>Bits[5:3]</td> <td>Aperture Size</td> </tr> <tr> <td>1 1 1</td> <td>32 MB</td> </tr> <tr> <td>1 1 0</td> <td>64 MB</td> </tr> <tr> <td>1 0 0</td> <td>128 MB</td> </tr> <tr> <td>0 0 0</td> <td>256 MB</td> </tr> </table> <p>Default for APSIZE[5:3]=000b forces default APBASE[27:25] =000b (i.e. all bits respond as “hardwired” to 0). This provides maximum aperture size of 256 MB. As another example, programming APSIZE[5:3]=111b enables APBASE[27:25] as read/write programmable.</p>	Bits[5:3]	Aperture Size	1 1 1	32 MB	1 1 0	64 MB	1 0 0	128 MB	0 0 0	256 MB
Bits[5:3]	Aperture Size										
1 1 1	32 MB										
1 1 0	64 MB										
1 0 0	128 MB										
0 0 0	256 MB										
2:0	<b>Reserved</b>										

#### 4.5.1.34 ATTBASE— Aperture Translation Table Base Register - Device #0

Address Offset: B8-BBh  
 Default Value: 00000000h  
 Access: Read/Write  
 Size: 32 bits

This register provides the starting address of the Graphics Aperture Translation Table Base located in the main DRAM. This value is used by the GMCH-M’s Graphics Aperture address translation logic (including the GTLB logic) to obtain the appropriate address translation entry required during the translation of the aperture address into a corresponding physical DRAM address. The ATTBASE register may be dynamically changed.

**Note:** The address provided via ATTBASE is 4-KB aligned.

Bit	Description
31: 12	This field contains a pointer to the base of the translation table used to map memory space addresses in the aperture range to addresses in main memory.
11:0	<b>Reserved</b>

#### 4.5.1.35 AMTT—AGP Interface Multi-Transaction Timer Register - Device #0

Address Offset: BCh  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

AMTT is an 8-bit register that controls the amount of time that the GMCH-M’s arbiter allows the AGP/PCI master to perform multiple back-to-back transactions. The GMCH-M’s AMTT mechanism is

used to optimize the performance of the AGP master (using PCI semantics) that performs multiple back-to-back transactions to fragmented memory ranges (and as a consequence cannot use long burst transfers). The AMTT mechanism applies to the CPU-AGP/PCI transactions as well and it guarantees to the CPU a fair share of the AGP/PCI interface bandwidth.

The number of clocks programmed in the AMTT represents the guaranteed time slice (measured in 66-MHz clocks) allotted to the current agent (either AGP PCI master or Host bridge) after which the AGP arbiter may grant the bus to another agent. The default value of AMTT is 00h and disables this function. The AMTT value can be programmed with 8-clock granularity. For example, if the AMTT is programmed to 18h, then the selected value corresponds to the time period of 24 AGP (66-MHz) clocks.

Bit	Description
7:3	<b>Multi-Transaction Timer Count Value.</b> The number programmed in these bits represents the guaranteed time slice (measured in eight 66-MHz clock granularity) allotted to the current agent (either AGP PCI master or Host bridge) after which the AGP arbiter may grant the bus to another agent.
2:0	<b>Reserved</b>

#### 4.5.1.36 LPTT—Low Priority Transaction Timer Register - Device #0

Address Offset: BDh  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

LPTT is an 8-bit register similar in a function to AMTT. This register is used to control the minimum tenure on the AGP for low priority data transaction (both reads and writes) issued using PIPE# or Sideband mechanisms.

The number of clocks programmed in the LPTT represents the guaranteed time slice (measured in 66-MHz clocks) allotted to the current low priority AGP transaction data transfer state. This does not necessarily apply to a single transaction but it can span over multiple low-priority transactions of the same type. After this time expires the AGP arbiter may grant the bus to another agent if there is a pending request. The LPTT does not apply in the case of high-priority request where ownership is transferred directly to the high-priority requesting queue. The default value of LPTT is 00h and disables this function. The LPTT value can be programmed with 8-clock granularity. For example, if the LPTT is programmed to 10h, then the selected value corresponds to the time period of 16 AGP (66-MHz) clocks.

Bit	Description
7:3	<b>Low Priority Transaction Timer Count Value.</b> The number of clocks programmed in these bits represents the guaranteed time slice (measured in eight 66 MHz clock granularity) allotted to the current low priority AGP transaction data transfer state.
2:0	<b>Reserved</b>



### 4.5.1.37 BUFF\_SC – System Memory Buffer Strength Control Register - Device #0

Address Offset:	EC-EFh
Default Value:	00000000h
Access:	Read/Write
Size	32 bits

#### 4.5.1.37.1 SDR Drive Strength Register Description

The System Memory Buffer Strength Control Register programs drive strengths and slew rate and for each buffer category based on loading detected by SPD. CS#, CKE, and CLK buffers have independent control for each SO-DIMM and are programmed to the same strength for front and back side of each SO-DIMM. If the BIOS detects different loading on the backside of the SO-DIMM (i.e. 96 MB), it should ignore the devices on the backside of the SO-DIMM.

Bit	Descriptions
31	<b>Reserved</b>
30	<b>CLK[3:2] Slew Rate.</b> This field sets the slew rate of the CLK[3:2] pins. 0 = Normal slew rate. 1 = Fast slew rate for reduced Tco. Default Value=0.
29	<b>CLK[1:0] Slew Rate.</b> This field sets the slew rate of the CLK[1:0] pins. 0 = Normal slew rate. 1 = Fast slew rate for reduced Tco. Default Value=0.
28	<b>Reserved</b>
27	<b>CS[3:2]#, CKE[3:2] Slew Rate.</b> This field sets the slew rate of the CS[3:2]#, CKE[3:2] pins. 0 = Normal slew rate. 1 = Fast slew rate for reduced Tco. Default Value=0.
26	<b>CS[1:0]#, CKE[1:0] Slew Rate.</b> This field sets the slew rate of the CS[1:0]#, CKE[1:0] pins. 0 = Normal slew rate. 1 = Fast slew rate for reduced Tco. Default Value=0.
25	<b>DQ[63:0], DQM[7:0] Slew Rate.</b> This field sets the slew rate of the DQ[63:0], DQM[7:0] pins. 0 = Normal slew rate. 1 = Fast slew rate for reduced Tco. Default Value=0.
24	<b>MA[12:0], BA[1:0], RAS#, CAS#, WE# Slew Rate.</b> This field sets the slew rate of the MA[12:0], BA[1:0], RAS#, CAS#, WE# pins. 0 = Normal slew rate. 1 = Fast slew rate for reduced Tco. Default Value=0.
23:21	<b>Reserved</b>
20:18	<b>CLK[3:2] Buffer Strength.</b> This field sets the buffer strength of the CLK[3:2] pins. 000 = 0.75X 001 = 1X

	<p>010 = 1.25X  011 = 1.5X  100 = 2X  101 = 2.5X  110 = 3X  111 = 4X  Default Value=000.</p>
17:15	<p><b>CLK[1:0] Buffer Strength.</b> This field sets the buffer strength of the CLK[1:0] pins.  000 = 0.75X  001 = 1X  010 = 1.25X  011 = 1.5X  100 = 2X  101 = 2.5X  110 = 3X  111 = 4X  Default Value=000.</p>
14:12	<b>RESERVED</b>
11:9	<p><b>CS[3:2]#, CKE[3:2] Buffer Strength.</b> This field sets the buffer strength of the CS[3:2]#, CKE[3:2] pins.  000 = 0.75X  001 = 1X  010 = 1.25X  011 = 1.5X  100 = 2X  101 = 2.5X  110 = 3X  111 = invalid  Default Value=000.</p>
8:6	<p><b>CS[1:0]#, CKE[1:0] Buffer Strength.</b> This field sets the buffer strength of the CS[1:0]#, CKE[1:0] pins.  000 = 0.75X  001 = 1X  010 = 1.25X  011 = 1.5X  100 = 2X  101 = 2.5X  110 = 3X  111 = invalid  Default Value=000.</p>
5:3	<p><b>DQ[63:0], DQM[7:0] Buffer Strength.</b> This field sets the buffer strength of the DQ[63:0], DQM[7:0] pins.  000 = 0.75X  001 = 1X  010 = 1.25X  011 = 1.5X  100 = 2X</p>



	101 = 2.5X 110 = 3X 111 = invalid Default Value=000.
2:0	<b>MA[12:0], BA[1:0], RAS#, CAS#, WE# Buffer Strength.</b> This field sets the buffer strength of the MA[12:0], BA[1:0], RAS#, CAS#, WE# pins. 000 = 0.75X 001 = 1X 010 = 1.25X 011 = 1.5X 100 = 2X 101 = 2.5X 110 = 3X 111 = invalid Default Value=000.

## 4.5.2 HOST-AGP Bridge Registers - Device #1

Table 23 summarizes the GMCH-M configuration space for device #1.

**Table 23. Host-AGP Bridge Configuration Space (Device #1)**

Address Offset	Register Symbol	Register Name	Default Value	Access
00-01h	VID1	Vendor Identification	8086h	RO
02-03h	DID1	Device Identification	3576h	RO
04-05h	PCICMD1	PCI Command Register	0000h	RO, R/W
06-07h	PCISTS1	PCI Status Register	0020h	RO, R/WC
08	RID1	Revision Identification	00h	RO
09	-	Intel Reserved	-	-
0Ah	SUBC1	Sub-Class Code	04h	RO
0Bh+	BCC1	Base Class Code	06h	RO
0Ch	-	Intel Reserved	-	-
0Dh	MLT1	Master Latency Timer	00h	R/W
0Eh	HDR1	Header Type	01h	RO
0F-17h	-	Intel Reserved	-	-
18h	PBUSN	Primary Bus Number	00h	RO
19h	SBUSN	Secondary Bus Number	00h	R/W
1Ah	SUBUSN	Subordinate Bus Number	00h	R/W
1Bh	SMLT	Secondary Bus Master Latency Timer	00h	R/W
1Ch	IOBASE	I/O Base Address Register	F0h	R/W
1Dh	IOLIMIT	I/O Limit Address Register	00h	R/W
1E-1Fh	SSTS	Secondary Status Register	02A0h	RO, R/WC
20-21h	MBASE	Memory Base Address Register	FFF0h	R/W
22-23h	MLIMIT	Memory Limit Address Register	0000h	R/W
24-25h	PMBASE	Prefetchable Memory Base Address Reg.	FFF0h	R/W
26-27h	PMLIMIT	Prefetchable Memory Limit Address Reg.	0000h	R/W
28-3Dh	-	Intel Reserved	-	-
3Eh	BCTRL	Bridge Control Register	00h	R/W
3Fh	-	Intel Reserved	-	-
40h	ERRCMD1	Error Command	00h	R/W
41-FFh	-	Intel Reserved	-	-



#### 4.5.2.1 VID1 - Vendor Identification Register - Device #1

Address Offset: 00 - 01h  
Default Value: 8086h  
Attribute: Read Only  
Size: 16 bits

The VID Register contains the vendor identification number. This 16-bit register combined with the Device Identification Register uniquely identifies any PCI device. Writes to this register have no effect.

Bit	Description
15:0	<b>Vendor Identification Number.</b> This is a 16-bit value assigned to Intel. Intel VID = 8086h. Default Value=1000/0000/1000/0110.

#### 4.5.2.2 DID1 - Device Identification Register - Device #1

Address Offset: 02 - 03h  
Default Value: 3576h  
Attribute: Read Only  
Size: 16 bits

This 16-bit register combined with the Vendor Identification register uniquely identifies any PCI device. Writes to this register have no effect.

Bit	Description
15:0	<b>Device Identification Number.</b> This is a 16-bit value assigned to the GMCH-M device #1. GMCH-M device #1 DID =3576h. Default Value=0011/0101/0111/0110.

### 4.5.2.3 PCICMD1 - PCI-PCI Command Register - Device #1

Address Offset: 04-05h  
 Default Value: 0000h  
 Access: Read/Write, Read Only  
 Size: 16 bits

Bit	Descriptions
15:10	<b>Reserved.</b>
9	<b>Fast Back-to-Back: Not Applicable-hardwired to 0.</b> Default Value=0.
8	<b>SERR Message Enable (SERRE1).</b> This bit is a global enable bit for Device #1 SERR messaging. The GMCH-M does not have an SERR# signal. The GMCH-M communicates the SERR# condition by sending an SERR message to the ICH3-M. If this bit is set to a 1, the GMCH-M is enabled to generate SERR messages over Hub Interface for specific Device #1 error conditions that are individually enabled in the BCTRL register. The error status is reported in the PCISTS1 register. If SERRE1 is reset to 0, then the SERR message is not generated by the GMCH-M for Device #1. <b>NOTE:</b> This bit only controls SERR messaging for the Device #1. Device #0 has its own SERRE bit to control error reporting for error conditions occurring on Device #0. The two control bits are used in a logical OR manner to enable the SERR Hub Interface message mechanism. Default Value=0.
7	<b>Address/Data Stepping: Not applicable. Hardwired to 0.</b>
6	<b>Parity Error Enable (PERRE1):</b> PERR# is not supported on AGP/PCI1. Hardwired to 0.
5	<b>Reserved.</b>
4	<b>Memory Write and Invalidate Enable: (RO)</b> This bit is implemented as Read Only and returns a value of "0" when read. Default Value=0.
3	<b>Special Cycle Enable: (RO)</b> This bit is implemented as Read Only and returns a value of "0" when read. Default Value=0.
2	<b>Bus Master Enable (BME1): (R/W)</b> When the Bus Master Enable is set to "0" (default), AGP Master initiated FRAME# cycles will be ignored by the GMCH-M resulting in a Master Abort. Ignoring incoming cycles on the secondary side of the P2P bridge effectively disables the bus master on the primary side. When Bus Master Enable is set to "1", AGP Master initiated FRAME# cycles will be accepted by the GMCH-M if they hit a valid address decode range This bit has no affect on AGP Master originated SBA or PIPE# cycles. Default Value=0.
1	<b>Memory Access Enable (MAE1): (R/W)</b> This bit must be set to "1" to enable the Memory and Prefetchable memory address ranges defined in the MBASE, MLIMIT, PMBASE, and PMLIMIT registers. When set to "0" all of device #1's memory space is disabled. Default Value=0.
0	<b>I/O Access Enable (IOAE1): (R/W)</b> This bit must be set to "1" to enable the I/O address range defined in the IOBASE, and IOLIMIT registers. When set to "0" all of device #1's I/O space is disabled. Default Value=0.

#### 4.5.2.4 PCISTS1 - PCI-PCI Status Register - Device #1

Address Offset: 06-07h  
 Default Value: 0020h  
 Access: Read Only, Read/Write Clear  
 Size: 16 bits

PCISTS1 is a 16-bit status register that reports the occurrence of error conditions associated with primary side of the “virtual” PCI-PCI bridge embedded within the GMCH-M. Since this device does not physically reside on PCI0 it reports the optimum operating conditions so that it does not restrict the capability of PCI0.

Bit	Descriptions
15	<b>Detected Parity Error (DPE1): Not Applicable - hardwired to “0”.</b>
14	<b>Signaled System Error (SSE1).</b> This bit is set to 1 when GMCH-M Device #1 generates an SERR message over Hub Interface for any enabled Device #1 error condition. Device #1 error conditions are enabled in the PCICMD1 and BCTRL registers. Device #1 error flags are read/reset from the SSTS register. Software clears this bit by writing a 1 to it. Default Value=0.
13	<b>Received Master Abort Status (RMAS1): Not Applicable - hardwired to “0”.</b>
12	<b>Received Target Abort Status (RTAS1): Not Applicable - hardwired to “0”.</b>
11	<b>Signaled Target Abort Status (STAS1): Not Applicable - hardwired to “0”.</b>
10:9	<b>DEVSEL# Timing (DEVT1): Not Applicable - hardwired to “00”.</b>
8	<b>Data Parity Detected (DPD1): Not Applicable - hardwired to “0”.</b>
7	<b>Fast Back-to-Back (FB2B1): Not Applicable - hardwired to “0”.</b>
6	<b>Reserved.</b>
5	<b>66/60 MHz Capability: Not Applicable - Hardwired to “1”.</b>
4:0	<b>Reserved.</b>

#### 4.5.2.5 RID1 - Revision Identification Register - Device #1

Address Offset: 08h  
 Default Value: 00h  
 Access: Read Only  
 Size: 8 bits

This register contains the revision number of the GMCH-M device #1. These bits are read only and writes to this register have no effect. For the A-0 Stepping, this value is 00h.

Bit	Description
7:0	<b>Revision Identification Number.</b> This is an 8-bit value that indicates the revision identification number for the GMCH-M device #1. A-0 Stepping – RID is 00h. Default Value=0000/0000.

#### 4.5.2.6 SUBC1 - Sub-Class Code Register - Device #1

Address Offset: 0Ah  
 Default Value: 04h  
 Access: Read Only  
 Size: 8 bits

This register contains the Sub-Class Code for the GMCH-M device #1. This code is 04h indicating a PCI-PCI Bridge device. The register is read only.

Bit	Description
7:0	<b>Sub-Class Code (SUBC1).</b> This is an 8-bit value that indicates the category of Bridge into which the GMCH-M falls. The code is 04h indicating a Host Bridge. Default Value=0000/0100.

#### 4.5.2.7 BCC1 - Base Class Code Register - Device #1

Address Offset: 0Bh  
 Default Value: 06h  
 Access: Read Only  
 Size: 8 bits

This register contains the Base Class Code of the GMCH-M device #1. This code is 06h indicating a Bridge device. This register is read only.

Bit	Description
7:0	<b>Base Class Code (BASEC).</b> This is an 8-bit value that indicates the Base Class Code for the GMCH-M device #1. This code has the value 06h, indicating a Bridge device. Default Value=00000110.

#### 4.5.2.8 MLT1 - Master Latency Timer Register - Device #1

Address Offset: 0Dh  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

This functionality is not applicable. It is described here since these bits should be implemented as a read/write to prevent standard PCI-PCI bridge configuration software from getting “confused”.

Bit	Description
7:3	Not applicable but support read/write operations. (Reads return previously written data.) Default Value=00000.
2:0	<b>Reserved.</b>





#### 4.5.2.9 HDR1 - Header Type Register - Device #1

Address Offset: 0Eh  
Default Value: 01h  
Access: Read Only  
Size: 8 bits

This register identifies the header layout of the configuration space. No physical register exists at this location.

Bit	Descriptions
7:0	This read only field always returns 01h when read. Writes have no effect. Default Value=00000001.

#### 4.5.2.10 PBUSN - Primary Bus Number Register - Device #1

Address Offset: 18h  
Default Value: 00h  
Access: Read Only  
Size: 8 bits

This register identifies that “virtual” PCI-PCI bridge is connected to bus #0.

Bit	Descriptions
7:0	<b>Bus Number. Hardwired to “0”.</b>

#### 4.5.2.11 SBUSN - Secondary Bus Number Register - Device #1

Address Offset: 19h  
Default Value: 00h  
Access: Read /Write  
Size: 8 bits

This register identifies the bus number assigned to the second bus side of the “virtual” PCI-PCI bridge i.e. to PCII/AGP. This number is programmed by the PCI configuration software to allow mapping of configuration cycles to PCII/AGP.

Bit	Descriptions
7:0	<b>Bus Number.</b> Programmable Default Value=00000000.

#### 4.5.2.12 SUBUSN - Subordinate Bus Number Register - Device #1

Address Offset: 1Ah  
 Default Value: 00h  
 Access: Read /Write  
 Size: 8 bits

This register identifies the subordinate bus (if any) that resides at the level below PCI1/AGP. This number is programmed by the PCI configuration software to allow mapping of configuration cycles to PCI1/AGP.

Bit	Descriptions
7:0	<b>Bus Number.</b> Programmable Default Value=00000000.

#### 4.5.2.13 SMLT - Secondary Master Latency Timer Register - Device #1

Address Offset: 1Bh  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

This register controls the bus tenure of the GMCH-M on AGP/PCI. SMLT is an 8-bit register that controls the amount of time the GMCH-M, as an AGP/PCI bus master, can burst data on the AGP/PCI Bus. The Count Value is an 8-bit quantity, however SMLT[2:0] are reserved and assumed to be 0 when determining the Count Value. The GMCH-M's SMLT is used to guarantee to the AGP master a minimum amount of the system resources. When the GMCH-M begins the first PCI bus cycle after being granted the bus, the counter is loaded and enabled to count from the assertion of FRAME#. If the count expires while the GMCH-M's grant is removed (due to AGP master request), then the GMCH-M will lose the use of the bus, and the AGP master agent may be granted the bus. If GMCH-M's bus grant is not removed, the GMCH-M will continue to own the AGP/PCI bus regardless of the SMLT expiration or idle condition.

**Note:** The GMCH-M must always properly terminate an AGP/PCI transaction, with FRAME# negation prior to the final data transfer.

The number of clocks programmed in the SMLT represents the guaranteed time slice (measured in 66-MHz PCI clocks) allotted to the GMCH-M, after which it must complete the current data transfer phase and then surrender the bus as soon as its bus grant is removed. For example, if the SMLT is programmed to 18h, then the value is 24 AGP clocks. The default value of SMLT is 00h and disables this function. When the SMLT is disabled, the burst time for the GMCH-M is unlimited (i.e. the GMCH-M can burst forever).

Bit	Description
7:3	<b>Secondary MLT counter value.</b> Default Value=00000.
2:0	<b>Reserved.</b>

#### 4.5.2.14 IOBASE - I/O Base Address Register - Device #1

Address Offset: 1Ch  
 Default Value: F0h  
 Access: Read/Write  
 Size: 8 bits

This register control the CPU to PCI1/AGP I/O access routing based on the following formula:

$$IO\_BASE = \langle address \rangle \ll IO\_LIMIT$$

Only upper 4 bits are programmable. For the purpose of address decode address bits A[11:0] are treated as 0. Thus the bottom of the defined I/O address range will be aligned to a 4-KB boundary.

**Note:** BIOS must not set this register to 00h otherwise 0CF8h/0CFCh accesses will be forwarded to AGP.

Bit	Description
7:4	<b>I/O Address Base.</b> Corresponds to A[15:12] of the I/O address. Default Value=1111.
3:0	<b>I/O Addressing Capability.</b> Hardwired to 0h indicating that only 16 bit I/O addressing is supported. Bits [31:16] of the I/O base address is assumed to be 0000h. Default Value=0000.

#### 4.5.2.15 IOLIMIT - I/O Limit Address Register - Device #1

Address Offset: 1Dh  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

This register controls the CPU to PCI1/AGP I/O access routing based on the following formula:

$$IO\_BASE = \langle address \rangle \ll IO\_LIMIT$$

Only upper 4 bits are programmable. For the purpose of address decode address bits A[11:0] are assumed to be FFFh. Thus, the top of the defined I/O address range will be at the top of a 4-KB aligned address block.

Bit	Description
7:4	<b>I/O Address Limit.</b> Corresponds to A[15:12] of the I/O address. Default Value=0000.
3:0	<b>Reserved.</b> (Only 16 bit addressing supported.)

#### 4.5.2.16 SSTS - Secondary PCI-PCI Status Register - Device #1

Address Offset: 1E-1Fh  
 Default Value: 02A0h  
 Access: Read Only, Read/Write Clear  
 Size: 16 bits

SSTS is a 16-bit status register that reports the occurrence of error conditions associated with secondary side (i.e. PCI1/AGP side) of the “virtual” PCI-PCI bridge embedded within GMCH-M.

Bit	Descriptions
15	<b>Detected Parity Error (DPE1).</b> This bit is set to a 1 to indicate GMCH-M's detection of a parity error in the address or data phase of PCI1/AGP bus transactions. Software sets DPE1 to 0 by writing a 1 to this bit. Note that the function of this bit is not affected by the PERRE1 bit. Also note that PERR# is not implemented in the GMCH-M. Default Value=0.
14	<b>Received System Error (SSE1).</b> This bit is hardwired to 0 since the GMCH-M does not have an SERR# signal pin. Default Value=0.
13	<b>Received Master Abort Status (RMAS1).</b> When the GMCH-M terminates a Host-to-PCI1/AGP with an unexpected master abort, this bit is set to 1. Software resets this bit to 0 by writing a 1 to it. Default Value=0.
12	<b>Received Target Abort Status (RTAS1).</b> When a GMCH-M-initiated transaction on PCI1/AGP is terminated with a target abort, RTAS1 is set to 1. Software resets RTAS1 to 0 by writing a 1 to it. Default Value=0.
11	<b>Signaled Target Abort Status (STAS1).</b> STAS1 is hardwired to a 0, since the GMCH-M does not generate target abort on PCI1/AGP. Default Value=0.
10:9	<b>DEVSEL# Timing (DEVT1).</b> This 2-bit field indicates the timing of the DEVSEL# signal when the GMCH-M responds as a target on PCI1/AGP, and is hard-wired to the value 01b (medium) to indicate the time when a valid DEVSEL# can be sampled by the initiator of the PCI cycle. Default Value=01.
8	<b>Data Parity Detected (DPD1).</b> Hardwired to 0. GMCH-M does not implement G_PERR# function. However, data parity errors are still detected and reported using SERR Hub Interface special cycles(if enabled by SERRE1 and the BCTRL register, bit 0). Default Value=0.
7	<b>Fast Back-to-Back (FB2B1).</b> This bit is hardwired to 1 since GMCH-M as a target supports fast back-to-back transactions on PCI1/AGP. Default Value=1.
6	<b>Reserved.</b>
5	<b>66/60 MHZ Capability:</b> Hardwired to “1”.
4:0	<b>Reserved.</b>

#### 4.5.2.17 MBASE - Memory Base Address Register - Device #1

Address Offset: 20-21h  
 Default Value: FFF0h  
 Access: Read/Write  
 Size: 16 bits

This register controls the CPU to PCI1 non-prefetchable memory access routing based on the following formula:

$$\text{MEMORY\_BASE} = \langle \text{address} \rangle \ll \text{MEMORY\_LIMIT}$$

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes when read. The configuration software must initialize this register. For the purpose of address decode, address bits A[19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a 1-MB boundary.

Bit	Description
15: 4	<b>Memory Address Base (MEM_BASE).</b> Corresponds to A[31:20] of the memory address. Default Value=000000000000.
3:0	<b>Reserved.</b>

#### 4.5.2.18 MLIMIT - Memory Limit Address Register - Device #1

Address Offset: 22-23h  
 Default Value: 0000h  
 Access: Read/Write  
 Size: 16 bits

This register controls the CPU to PCI1 non-prefetchable memory access routing based on the following formula:

$$\text{MEMORY\_BASE} = \langle \text{address} \rangle \ll \text{MEMORY\_LIMIT}$$

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes when read. The configuration software must initialize this register. For the purpose of address decode, address bits A[19:0] are assumed to be FFFFh. Thus, the top of the defined memory address range will be at the top of a 1-MB aligned memory block.

Bit	Description
15: 4	<b>Memory Address Limit (MEM_LIMIT).</b> Corresponds to A[31:20] of the memory address. Default Value=000000000000.
3:0	<b>Reserved.</b>

**Note:** Memory range covered by MBASE and MLIMIT registers are used to map non-prefetchable PCI1/AGP address ranges (typically where control/status memory-mapped I/O data structures of the graphics

controller will reside) and PMBASE and PMLIMIT are used to map prefetchable address ranges (typically graphics memory). This segregation allows application of USWC space attribute to be performed in a true plug-and-play manner to the prefetchable address range for improved CPU-AGP memory access performance.

**Note:** Configuration software is responsible for programming all address range registers (prefetchable, non-prefetchable) with the values that provide exclusive address ranges i.e. prevent overlap with each other and/or with the ranges covered with the main memory. There is no provision in the GMCH-M hardware to enforce prevention of overlap and operations of the system in the case of overlap are not guaranteed.

#### 4.5.2.19 PMBASE - Prefetchable Memory Base Address Register - Device #1

Address Offset: 24-25h  
 Default Value: FFF0h  
 Access: Read/Write  
 Size: 16 bits

This register controls the CPU to PCI1 prefetchable memory accesses routing based on the following formula:

$$\text{PREFETCHABLE\_MEMORY\_BASE} = \langle \text{address} \rangle \ll \text{PREFETCHABLE\_MEMORY\_LIMIT}$$

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes when read. The configuration software must initialize this register. For the purpose of address decode, address bits A[19:0] are assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a 1-MB boundary.

Bit	Description
15: 4	<b>Prefetchable Memory Address Base (PMEM_BASE).</b> Corresponds to A[31:20] of the memory address. Default Value=1111/1111/1111.
3:0	<b>Reserved.</b>

#### 4.5.2.20 PMLIMIT - Prefetchable Memory Limit Address Register - Device #1

Address Offset: 26-27h  
 Default Value: 0000h  
 Access: Read/Write  
 Size: 16 bits

This register controls the CPU to PCI1 prefetchable memory accesses routing based on the following formula:

$$\text{PREFETCHABLE\_MEMORY\_BASE} = \langle \text{address} \rangle \ll \text{PREFETCHABLE\_MEMORY\_LIMIT}$$

The upper 12 bits of the register are read/write and correspond to the upper 12 address bits A[31:20] of the 32-bit address. The bottom 4 bits of this register are read-only and return zeroes when read. The configuration software must initialize this register. For the purpose of address decode, address bits A[19:0] are assumed to be FFFFh. Thus, the top of the defined memory address range will be at the top of a 1-MB aligned memory block.

Bit	Description
15: 4	<b>Prefetchable Memory Address Limit (PMEM_LIMIT).</b> Corresponds to A[31:20] of the memory address. Default Value=0000/0000/0000.
3:0	<b>Reserved.</b>

Note that prefetchable memory range is supported to allow segregation by the configuration software between the memory ranges that must be defined as UC and the ones that can be designated as a USWC (i.e. prefetchable) from the CPU perspective.

#### 4.5.2.21 BCTRL - PCI-PCI Bridge Control Register - Device #1

Address Offset: 3Eh  
 Default Value: 00h  
 Access: Read/Write  
 Size: 8 bits

This register provides extensions to the PCICMD1 register that are specific to PCI-PCI bridges. The BCTRL provides additional control for the secondary Interface (i.e. PCI1/AGP) as well as some bits that affect the overall behavior of the “virtual” PCI-PCI bridge embedded within GMCH-M, e.g. VGA compatible address ranges mapping.

Bit	Descriptions
7	<b>Fast Back-to-Back Enable:</b> Since there is only one target allowed on AGP this bit is meaningless. This bit is hardwired to 0.
6	<b>Secondary Bus Reset:</b> GMCH-M does not support generation of reset via this bit on the AGP and therefore this bit is hardwired to 0.  Note that the only way to perform a hard reset of the AGP is via the system reset either initiated by software or hardware via ICH3-M.
5	<b>Master Abort Mode:</b> This bit is hardwired to 0. This means when acting as a master on AGP/PCI1 the GMCH-M will drop writes on the “floor” and return all 1 during reads when a Master Abort occurs.  Default Value=0.
4	<b>Reserved.</b>



Bit	Descriptions															
3	<p><b>VGA Enable.</b> Controls the routing of CPU initiated transactions targeting VGA compatible I/O and memory address ranges. When this bit is set, the GMCH-M will forward the following CPU accesses to the AGP:</p> <p>1) memory accesses in the range 0A0000h to 0BFFFFh                  2) I/O addresses where A[9:0] are in the ranges 3B0h to 3BBh and 3C0h to 3DFh (inclusive of ISA address aliases - A[15:10] are not decoded)</p> <p>When this bit is set, forwarding of these accesses issued by the CPU is independent of the I/O address and memory address ranges defined by the previously defined base and limit registers. Forwarding of these accesses is also independent of the settings of the bit 2 (ISA Enable) of this register if this bit is 1.</p> <p>If the VGA enable bit is set, then accesses to IO address range x3BCh-x3BFh are forwarded to Hub Interface.</p> <p>If the VGA enable bit is not set then accesses to IO address range x3BCh-x3BFh are treated just like any other IO accesses, i.e. the cycles are forwarded to AGP if the address is within IOBASE and IOLIMIT and ISA enable bit is not set, otherwise they are forwarded to Hub Interface.</p> <p>If this bit is 0, then VGA compatible memory and I/O range accesses are not forwarded to AGP but rather they are mapped to primary PCI unless they are mapped to AGP via I/O and memory range registers defined above (IOBASE, IOLIMIT, MBASE, MLIMIT, PMBASE, PMLIMIT)</p> <p>The following table shows the behavior for all combinations of MDA and VGA:</p> <table border="1" data-bbox="487 955 1347 1144"> <thead> <tr> <th>VGA</th> <th>MDA</th> <th>Behavior</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>All References to MDA and VGA Go To Hub Interface (<b>Default</b>)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Illegal Combination (DO NOT USE)</td> </tr> <tr> <td>1</td> <td>0</td> <td>All References To VGA Go To AGP MDA-only references (I/O Address 3BF and aliases) will go to Hub Interface.</td> </tr> <tr> <td>1</td> <td>1</td> <td>VGA References Go To AGP; MDA references go to Hub Interface</td> </tr> </tbody> </table> <p>Default Value=0.</p>	VGA	MDA	Behavior	0	0	All References to MDA and VGA Go To Hub Interface ( <b>Default</b> )	0	1	Illegal Combination (DO NOT USE)	1	0	All References To VGA Go To AGP MDA-only references (I/O Address 3BF and aliases) will go to Hub Interface.	1	1	VGA References Go To AGP; MDA references go to Hub Interface
VGA	MDA	Behavior														
0	0	All References to MDA and VGA Go To Hub Interface ( <b>Default</b> )														
0	1	Illegal Combination (DO NOT USE)														
1	0	All References To VGA Go To AGP MDA-only references (I/O Address 3BF and aliases) will go to Hub Interface.														
1	1	VGA References Go To AGP; MDA references go to Hub Interface														
2	<p><b>ISA Enable:</b> Modifies the response by the GMCH-M to an I/O access issued by the CPU that target ISA I/O addresses. This applies only to I/O addresses that are enabled by the IOBASE and IOLIMIT registers. When this bit is set to 1, GMCH-M will not forward to PCI1/AGP any I/O transactions addressing the last 768 bytes in each 1KB block even if the addresses are within the range defined by the IOBASE and IOLIMIT registers. Instead of going to PCI1/AGP these cycles will be forwarded to Hub Interface where they can eventually be subtractive or positively claimed by the ISA bridge. If this bit is "0" (default) then all addresses defined by the IOBASE and IOLIMIT for CPU I/O transactions will be mapped to PCI1/AGP.</p> <p>Default Value=0.</p>															
1	<p><b>SERR# Enable.</b> This bit normally controls forwarding SERR# on the secondary interface to the primary interface. The GMCH-M does not support the SERR# signal on the AGP PCI1 bus. Hardwired to a "0".</p>															
0	<p><b>Parity Error Response Enable:</b> Controls GMCH-M's response to data phase parity errors on PCI1/AGP G_PERR# is not implemented by the GMCH-M. However, when this bit is set to 1, address and data parity errors on PCI1 are reported via SERR messaging, if enabled by SERRE1. If this bit is reset to 0, then address and data parity errors on PCI1/AGP are not reported via the GMCH-M SERR# signal. Other types of error conditions can still be signaled via SERR messaging independent of this bit's state.</p> <p>Default Value=0.</p>															

#### 4.5.2.22 ERRCMD1 - Error Command Register - Device #1

Address Offset: 40h  
Default Value: 00h  
Access: Read/Write  
Size: 8 bits

Bit	Descriptions
7:1	<b>Reserved.</b>
0	<b>SERR on Receiving Target Abort on AGP/PCI.</b> When this bit is set to 1 the GMCH-M generates an SERR Hub Interface special cycle when an GMCH-M originated AGP/PCI cycle is terminated with a Target Abort. If this bit is 0, then reporting of this condition is disabled. Default Value=0.

## 5 Functional Description

---

### 5.1 System Address Map

An Intel® Pentium® III Processor-M system based on the 830MP GMCH-M supports 4 GB of addressable memory space and 64 KB+3 of addressable I/O space. (The P6 bus I/O addressability is 64 KB + 3.) There is a programmable memory address space under the 1 MB region that is divided into regions which can be individually controlled with programmable attributes such as Disable, Read/Write, Write Only, or Read Only.

The Intel Pentium III Processor-M family supports addressing of memory ranges larger than 4 GB. The GMCH-M claims any CPU access over 4 GB and terminates the transaction without forwarding it to hub interface or AGP. Simply dropping the data terminates writes and for reads the GMCH-M returns all zeros on the host bus. Note that the 830MP platform does not support the PCI Dual Address Cycle Mechanism (DAC) and therefore does not allow addressing of greater than 4 GB on either the hub interface or AGP interface.

In the following sections, it is assumed that all of the compatibility memory ranges reside on the hub interface/PCI. The exception to this rule is VGA ranges, which may be mapped to AGP. In the absence of more specific references, cycle descriptions referencing PCI should be interpreted as the hub interface/PCI, while cycle descriptions referencing AGP are related to the AGP bus.

#### 5.1.1 System Memory Address Ranges

The GMCH-M provides a maximum PC133 address decode space of 1.0 GB. The GMCH-M does not re-map APIC memory space. The GMCH-M does not limit SDRAM space in hardware. **It is the BIOS or system designer's responsibility to limit SDRAM population so that adequate PCI, AGP, High BIOS, and APIC memory space can be allocated.** The following figure represents system memory address map in a simplified form. The following figure provides additional details on mapping specific memory regions as defined and supported by the Intel 830MP chipset.

Figure 9. Memory System Address Map





Figure 10. Detailed Memory System Address Map



## 5.1.2 Compatibility Area

This area is divided into the following address regions:

0 - 640KB DOS Area

640 - 768KB Video Buffer Area

768 - 896KB in 16-KB sections (total of 8 sections) - Expansion Area

896 - 960 KB in 16-KB sections (total of 4 sections) - Extended System BIOS Area

960 KB - 1 MB Memory (BIOS Area) - System BIOS Area

There are 16 memory segments in the compatibility area. Thirteen of the memory ranges can be enabled or disabled independently for both read and write cycles.

**Table 24. Memory Segments and Attributes**

Memory Segments	Attributes	Comments
000000H - 09FFFFH	Fixed - always mapped to main SDRAM	0 to 640K – DOS Region
0A0000H - 0BFFFFH	Mapped to hub interface, or AGP - configurable as SMM space	Video Buffer (physical SDRAM configurable as SMM space)
0C0000H - 0C3FFFFH	WE RE	Add-on BIOS
0C4000H - 0C7FFFFH	WE RE	Add-on BIOS
0C8000H - 0CBFFFFH	WE RE	Add-on BIOS
0CC000H - 0CFFFFH	WE RE	Add-on BIOS
0D0000H - 0D3FFFFH	WE RE	Add-on BIOS
0D4000H - 0D7FFFFH	WE RE	Add-on BIOS
0D8000H - 0DBFFFFH	WE RE	Add-on BIOS
0DC000H - 0DFFFFH	WE RE	Add-on BIOS
0E0000H - 0E3FFFFH	WE RE	BIOS Extension
0E4000H - 0E7FFFFH	WE RE	BIOS Extension
0E8000H - 0EBFFFFH	WE RE	BIOS Extension
0EC000H - 0EFFFFH	WE RE	BIOS Extension
0F0000H - 0FFFFFFH	WE RE	BIOS Area

### 5.1.2.1 DOS Area (00000h-9FFFFh)

The DOS area is 640 KB in size and is always mapped to the main memory controlled by the GMCH-M.

### 5.1.2.2 Legacy VGA Ranges (A0000h-BFFFFh)

The legacy 128-KB VGA memory range A0000h-BFFFFh (Frame Buffer) can be mapped to AGP/PCI1 (Device #1) and/or to the hub interface depending on the programming of the VGA steering bits. Priority for VGA mapping is constant in that the GMCH-M always decodes internally mapped devices first. The GMCH-M always positively decodes internally mapped device, namely AGP/PCI1. Subsequent decoding of regions mapped to AGP/PCI1 or the hub interface depends on the Legacy VGA configurations bits (VGA Enable and MDAP). This region is also the default for SMM space.

### 5.1.2.3 Compatible SMRAM Address Range (A0000h-BFFFFh)

When compatible SMM space is enabled, SMM-mode CPU accesses to this range are routed to physical system SDRAM at this address. Non-SMM-mode CPU accesses to this range are considered to be to the Video Buffer Area as described above. AGP and hub interface originated cycles to enabled SMM space are not allowed and are considered to be to the Video Buffer Area.

### 5.1.2.4 Monochrome Adapter (MDA) Range (B0000h - B7FFFh)

Legacy support requires the ability to have a second graphics controller (monochrome) in the system. Accesses in the VGA range are forwarded to AGP/PCI1 and the hub interface (depending on

configuration bits). Since the monochrome adapter may be mapped to anyone of these devices, the GMCH-M must decode cycles in the MDA range and forward them either to, AGP/PCI1 or to the hub interface. This capability is controlled by a VGA steering bits and the legacy configuration bit (MDAP bit). In addition to the memory range B0000h to B7FFFh, the GMCH-M decodes IO cycles at 3B4h, 3B5h, 3B8h, 3B9h, 3Bah, and 3BFh and forwards them to the AGP/PCI1 and/or the hub interface.

#### 5.1.2.5 Expansion Area (C0000h-DFFFFh)

This 128-KB ISA Expansion region is divided into eight 16- KB segments. Each segment can be assigned one of four Read/Write states: read-only, write-only, read/write, or disabled. Typically, these blocks are mapped through GMCH-M and are subtractively decoded to ISA space. Memory that is disabled is not remapped.

#### 5.1.2.6 Extended System BIOS Area (E0000h-EFFFFh)

This 64-KB area is divided into four 16-KB segments. Each segment can be assigned independent read and write attributes so it can be mapped either to main SDRAM or to hub interface. Typically, this area is used for RAM or ROM. Memory segments that are disabled are not remapped elsewhere.

#### 5.1.2.7 System BIOS Area (F0000h-FFFFFFh)

This area is a single 64-KB segment. This segment can be assigned read and write attributes. It is by default (after reset) Read/Write disabled and cycles are forwarded to hub interface. By manipulating the Read/Write attributes, the GMCH-M can “shadow” BIOS into the main SDRAM. When disabled, this segment is not remapped.

### 5.1.3 Extended Memory Area

This memory area covers 100000h (1 MB) to FFFFFFFFh (4 GB-1) address range and it is divided into the following regions:

Main System SDRAM Memory from 1 MB to the Top of Memory; maximum of 1.0 GB.

AGP or PCI Memory space from the Top of Memory to 4 GB with two specific ranges:

APIC Configuration Space from FEC0\_0000h (4 GB-20 MB) to FECF\_FFFFh and FEE0\_0000h  
to FEEF\_FFFFh

High BIOS area from 4 GB to 4 GB - 2 MB

#### 5.1.3.1 Main System SDRAM Address Range (0010\_0000h to Top of Main Memory)

The address range from 1 MB to the top of main memory is mapped to main SDRAM address range controlled by the GMCH-M. The Top of Memory (TOM) is limited to 1.0 GB. All accesses to addresses within this range will be forwarded by the GMCH-M to the SDRAM unless a hole in this range is created using the fixed hole as controlled by the FDHC register. Accesses within this hole are forwarded to hub interface.

The GMCH-M provides a maximum SDRAM address decode space of 4 GB. The GMCH-M does not re-map APIC memory space. The GMCH-M does not limit SDRAM address space in hardware. It is the

BIOS or system designer's responsibility to limit SDRAM population so that adequate PCI, AGP, High BIOS, and APIC memory space can be allocated.

#### **5.1.3.1.1 15 MB-16 MB Window**

A hole can be created at 15 MB-16 MB as controlled by the fixed hole enable (FDHC register) in Device 0 space. Accesses within this hole are forwarded to the hub interface. The range of physical SDRAM memory disabled by opening the hole is not remapped to the Top of the memory – that physical SDRAM space is not accessible. This 15 MB-16 MB hole is an optionally enabled ISA hole. Video accelerators originally used this hole. Validation and customer SV teams also use it for some of their test cards. That is why it is being supported. There is no inherent BIOS request for the 15-16 hole.

#### **5.1.3.1.2 Pre-allocated Memory**

Physical addresses that are not accessible as general system memory and reside within system memory address range (less than TOM) are created for SMM-mode and legacy VGA graphics compatibility. The Intel 830MP supports an increased amount of pre-allocated memory to support up to 1600X1200X32bpp. The pre-allocated memory allows sizes of 512 KB, 1 MB, or 8 MB. For VGA graphics compatibility, pre-allocated memory is only required in non-local memory configurations. The system BIOS must properly initialize these regions.

#### **5.1.3.2 Extended SMRAM Address Range (HSEG and TSEG)**

The HSEG and TSEG SMM transaction address spaces reside in this extended memory area.

##### **5.1.3.2.1 HSEG**

SMM-mode CPU accesses to enabled HSEG are remapped to 000A0000h-000BFFFFh. Non-SMM-mode CPU accesses to enabled HSEG are considered invalid and are terminated immediately on the host interface. The exceptions to this rule are Non-SMM-mode Write Back cycles that are remapped to SMM space to maintain cache coherency. AGP and hub interface originated cycles to enabled SMM space are not allowed. Physical SDRAM behind the HSEG transaction address is not remapped and is not accessible.

##### **5.1.3.2.2 TSEG**

TSEG can be up to 1 MB in size and is at the top of physical memory. SMM-mode CPU accesses to enabled TSEG access the physical SDRAM at the same address. Non-SMM-mode CPU accesses to enabled TSEG is considered invalid and are terminated immediately on the host interface. The exceptions to this rule are Non-SMM-mode Write Back cycles that are directed to the physical SMM space to maintain cache coherency. AGP and hub interface originated cycles to enabled SMM space are not allowed.

The size of the SMRAM space is determined by the USMM value in the SMRAM register. When the extended SMRAM space is enabled, non-SMM CPU accesses and all other accesses in this range are forwarded to the hub interface. When SMM is enabled the amount of memory available to the system is equal to the amount of physical SDRAM minus the value in the TSEG register.

#### **5.1.3.3 PCI Memory Address Range (Top of Main Memory to 4 GB)**

The address range from the top of main SDRAM to 4 GB (top of physical memory space supported by the GMCH-M) is normally mapped via the hub interface to PCI.



As an AGP configuration, there are two exceptions to this rule.

1. Addresses decoded to the AGP Memory Window defined by the MBASE, MLIMIT, PMBASE, and PMLIMIT registers are mapped to AGP.
2. Addresses decoded to the Graphics Aperture range defined by the APBASE and APSIZE registers are mapped to the main SDRAM.

There are two sub-ranges within the PCI Memory address range defined as APIC Configuration Space and High BIOS Address Range. The AGP memory window and AGP Graphics Aperture Window MUST NOT overlap with these two ranges. These ranges are described in detail in the following paragraphs.

#### 5.1.3.4 Configuration Space (FEC0\_0000h -FECF\_FFFFh, FEE0\_0000h-FEEF\_FFFFh)

This range is reserved for APIC configuration space that includes the default I/O APIC configuration space. The default Local APIC configuration space is FEE0\_0000h to FEEF\_0FFFh.

CPU accesses to the Local APIC configuration space do not result in external bus activity since the Local APIC configuration space is internal to the CPU. However, an MTRR must be programmed to make the Local APIC range uncacheable (UC). The Local APIC base address in each CPU should be relocated to the FEC0\_0000h (4 GB-20 MB) to FECF\_FFFFh range so that one MTRR can be programmed to 64 KB for the Local and I/O APICs. The I/O APIC(s) usually resides in the ICH3-M portion of the chip-set or as a stand-alone component(s).

I/O APIC units will be located beginning at the default address FEC0\_0000h. The first I/O APIC will be located at FEC0\_0000h. Each I/O APIC unit is located at FEC0\_x000h where x is I/O APIC unit number 0 through F(hex). This address range will be normally mapped to hub interface.

**Note:** There is no provision to support an I/O APIC device on AGP.

The address range between the APIC configuration space and the High BIOS (FED0\_0000h to FFDF\_FFFFh) is always mapped to the hub interface.

#### 5.1.3.5 High BIOS Area (FFE0\_0000h -FFFF\_FFFFh)

The top 2 MB of the Extended Memory Region is reserved for System BIOS (High BIOS), extended BIOS for PCI devices, and the A20 alias of the system BIOS. CPU begins execution from the High BIOS after reset. This region is mapped to hub interface so that the upper subset of this region aliases to 16 MB-256 KB range. The actual address space required for the BIOS is less than 2 MB but the minimum CPU MTRR range for this region is 2 MB so that full 2 MB must be considered.

### 5.1.4 AGP Memory Address Ranges

The GMCH-M can be programmed to direct memory accesses to the AGP bus interface when addresses are within either of two ranges specified via registers in GMCH-M's Device #1 configuration space. The first range is controlled via the Memory Base Register (MBASE) and Memory Limit Register (MLIMIT) registers. The second range is controlled via the Prefetchable Memory Base (PMBASE) and Prefetchable Memory Limit (PMLIMIT) registers

Conceptually, address decoding for each range follows the same basic concept. The top 12 bits of the respective Memory Base and Memory Limit registers correspond to address bits A[31:20] of a memory address. For the purpose of address decoding, the GMCH-M assumes that address bits A[19:0] of the memory base are zero and that address bits A[19:0] of the memory limit address are FFFFh. This

forces each memory address range to be aligned to 1-MB boundary and to have a size granularity of 1 MB.

The GMCH-M positively decodes memory accesses to AGP memory address space as defined by the following equations:

$$\text{Memory\_Base\_Address} * \text{Address} * \text{Memory\_Limit\_Address}$$

$$\text{Prefetchable\_Memory\_Base\_Address} * \text{Address} * \text{Prefetchable\_Memory\_Limit\_Address}$$

The window size is programmed by the plug-and-play configuration software. The window size depends on the size of memory claimed by the AGP device. Normally these ranges will reside above the Top-of-Main-SDRAM and below High BIOS and APIC address ranges. They normally reside above the top of memory (TOM) so they do not steal any physical SDRAM memory space.

It is essential to support a separate Prefetchable range in order to apply USWC attribute (from the processor point of view) to that range. The USWC attribute is used by the processor for write combining.

Note that the GMCH-M Device #1 memory range registers described above are used to allocate memory address space for any devices sitting on AGP that requires such a window. These devices would include the AGP device, PCI-66 MHz/1.5V agents, and multifunctional AGP devices where one or more functions are implemented as PCI devices.

The PCICMD1 register can override the routing of memory accesses to AGP. In other words, the memory access enable bit must be set in the device 1, PCICMD1 register, to enable the memory base/limit and prefetchable base/limit windows.

## 5.2 Host Interface

### 5.2.1 Overview

The GMCH-M is optimized for the Intel Pentium III Processor-M. The GMCH-M supports a PSB frequency of 133 MHz using 1.25V AGTL+ signaling. The AGTL+ buffers support single-ended termination. The GMCH-M supports 32-bit host addressing, decoding up to 4 GB of memory address space for the processor. CPU memory writes to address space above 4 GB will be immediately terminated and discarded. CPU memory reads to address space above 4 GB will be immediately terminated and will return the value of the pulled-up GTL host bus. Host initiated I/O cycles are decoded to AGP/PCI1, hub interface, or GMCH-M configuration space. Host initiated memory cycles are decoded to AGP/PCI1, hub interface, or system SDRAM. Host cycles to AGP/PCI or hub interface, are subject to dynamic deferring.

All memory accesses from the Host that hit the graphics aperture are translated using an AGP address translation table. GMCH-M accesses to AGP/PCI1 device accesses to non-cacheable system memory are not snooped on the host bus. Memory accesses initiated from AGP/PCI1 using PCI semantics, cacheable accesses from hub interface to SDRAM will be snooped on the host bus.

### 5.2.2 Intel Pentium III Processor-M Unique PSB Activity

The GMCH-M recognizes and supports a large subset of the transaction types that are defined for the P6 bus interface. However, each of these transaction types has a multitude of response types, some of which are not supported by this controller. All transactions are processed in the order that they are received on the host bus. A summary of transactions supported by the GMCH-M is given in the following table.

**Table 25. Host Bus Transactions Supported by GMCH-M**

Transaction	REQa[4:0]#	REQb[4:0]#	GMCH-M Support
Deferred Reply	0 0 0 0 0	X X X X X	The GMCH-M will initiate a deferred reply for a previously deferred transaction.
Reserved	0 0 0 0 1	X X X X X	Reserved
Interrupt Acknowledge	0 1 0 0 0	0 0 0 0 0	Interrupt acknowledge cycles are forwarded to the hub interface bus.
Special Transactions	0 1 0 0 0	0 0 0 0 1	See Table 27 in Special Cycles section.
Reserved	0 1 0 0 0	0 0 0 1 x	Reserved
Reserved	0 1 0 0 0	0 0 1 x x	Reserved
Branch Trace Message	0 1 0 0 1	0 0 0 0 0	The GMCH-M will terminate a branch trace message without latching data.
Reserved	0 1 0 0 1	0 0 0 0 1	Reserved
Reserved	0 1 0 0 1	0 0 0 1 x	Reserved
Reserved	0 1 0 0 1	0 0 1 x x	Reserved
I/O Read	1 0 0 0 0	0 0 x LEN#	I/O read cycles are forwarded to hub interface or AGP/PCI unless they target the GMCH-M configuration space. In this case, the GMCH-M picks up the transaction.
I/O Write	1 0 0 0 1	0 0 x LEN#	I/O write cycles are forwarded to hub interface or AGP/PCI unless they target the GMCH-M configuration space. In this case, the GMCH-M picks up the transaction.
Reserved	1 1 0 0 x	0 0 x x x	Reserved
Memory Read & Invalidate	0 0 0 1 0	0 0 x LEN#	Host initiated memory read and invalidate cycles are forwarded to system SDRAM, hub interface, AGP/PCI, Graphics RDRAM, or Graphics Memory Mapped Registers. The GMCH-M will initiate an MRI (LEN=0) cycle to snoop a hub interface or AGP/PCI, to system SDRAM.
Reserved	0 0 0 1 1	0 0 x LEN#	Reserved
Memory Code Read	0 0 1 0 0	0 0 x LEN#	Memory code read cycles are forwarded to system SDRAM, hub interface, or AGP/PCI.
Memory Data Read	0 0 1 1 0	0 0 x LEN#	Host initiated memory read cycles are forwarded to system SDRAM, hub interface, AGP/PCI, Graphics RDRAM or Graphics Memory Mapped Registers. The GMCH-M will initiate a memory read cycle to snoop a hub interface, or AGP/PCI to system SDRAM.
Memory Write (no retry)	0 0 1 0 1	0 0 x LEN#	This memory write is a writeback cycle and cannot be retried. The GMCH-M will forward the write to system SDRAM.
Memory Write (can be retried)	0 0 1 1 1	0 0 x LEN#	The memory write cycle will be forwarded to system SDRAM, hub interface, AGP/PCI, or Graphics Memory Mapped Registers.

1. For Memory cycles, REQa[4:3]# = ASZ#. The GMCH-M only supports ASZ# = 00 (32 bit address).
2. REQb[4:3]# = DSZ#. For the Pentium Pro processor, DSZ# = 00 (64 bit data bus size).
3. LEN# = data transfer length as follows:

LEN#	Data length
00	<= 8 bytes (BE[7:0]# specify granularity)
01	Length = 16 bytes BE[7:0]# all active
10	Length = 32 bytes BE[7:0]# all active

4. Reserved.

**Table 26. Host Bus Responses Supported by GMCH-M**

RS2#	RS1#	RS0#	Description	GMCH-M Support
0	0	0	Idle	
0	0	1	Retry Response	This response is generated if an access is to a resource that cannot be accessed by the processor at this time and the logic must avoid deadlock. Hub Interface directed reads and writes, SDRAM locked reads, and AGP/PCI, can be retried. Unless there is an attempt to establish LOCK, the GMCH-M will never Retry a cycle that targets system memory.
0	1	0	Deferred Response	This response can be returned for all transactions that can be executed 'out of order.' Hub Interface directed reads (memory, I/O and Interrupt Acknowledge) and writes (I/O only), AGP/PCI directed reads (memory and I/O) and writes (I/O only), and writes (I/O only) can be deferred. Unless there is an attempt to establish LOCK, the GMCH-M will never Defer a cycle that targets system memory.
0	1	1	Reserved	Reserved
1	0	0	Hard Failure	Not supported
1	0	1	No Data Response	This is for transactions where the data has already been transferred or for transactions where no data is transferred. Writes and zero length reads receive this response.
1	1	0	Implicit Writeback	This response is given for those transactions where the initial transactions snoop hits on a modified cache line.
1	1	1	Normal Data Response	This response is for transactions where data accompanies the response phase. Reads receive this response.

### 5.2.3 Host Addresses Above 4 GB

CPU memory writes to address space above 4 GB will be terminated and discarded immediately. CPU memory reads to address space above 4 GB will also be immediately terminated and will return the value of the pulled-up GTL host bus.

## 5.2.4 Host Bus Cycles

The following transaction descriptions illustrate the various operations in their most straightforward representation. The diagrams do not attempt to show the transaction phase relationships when multiple transactions are active on the CPU bus. For a full description of the CPU Bus functionality please refer to the *P6 External Bus Specification, Revision 3.0* and *Addendum to P6 External Bus Specification Rev 3.1*.

### 5.2.4.1 Partial Reads

Partial Read transactions include: I/O reads and memory read operations of less than or equal to eight bytes (four consecutive bytes for I/O) within an aligned 8-byte span. The byte enable signals, BE#[7:0], select which bytes in the span to read.

### 5.2.4.2 Part-Line Read and Write Transactions

The GMCH-M does not support a part-line, i.e. 16-byte transactions.

### 5.2.4.3 Cache Line Reads

A read of a full cache line (as indicated by the LEN[1:0]=10 during request phase) requires 32 bytes of data to be transferred, which translates into four data transfers for a given request. If selected as a target, the GMCH-M will determine if the address is directed to system SDRAM, hub interface, or AGP/PCI, and provide the corresponding command and control to complete the transaction.

### 5.2.4.4 Partial Writes

Partial Write transactions include: I/O and memory write operations of eight bytes or less (maximum of four bytes for I/O) within an aligned 8-byte span. The byte enable signals, BE#[7:0], select which bytes in the span to write. I/O writes crossing a 4-byte boundary are broken into two separate transactions by the CPU.

### 5.2.4.5 Cache Line Writes

A write of a full cache line requires 32 bytes of data to be transferred, which translates into four data transfers for a given request.

### 5.2.4.6 Memory Read and Invalidate (Length > 0)

A Memory Read and Invalidate (MRI) transaction is functionally equivalent to a cache line read. The purpose this special transaction is to support write allocation (write miss case) of cache lines in the processors. When a processor issues an MRI, the cache line is read as in a normal cache line read operation; however, all other caching agents must invalidate this line if they have it in a shared or exclusive state. If a caching agent has this line in the Modified State, then it must be written back to memory and invalidated. The GMCH-M snarfs the write-back data.

### 5.2.4.7 Memory Read and Invalidate (Length = 0)

A Memory Read and Invalidate transaction of length zero, MRI(0) does not have an associated Data Response. Executing the transaction will inform other agents in the system that the agent issuing this request wants exclusive ownership of a cache line that is in the Shared State (write hit to a shared line).

Agents with this cache line will invalidate the line. If this line is in the modified state an implicit write-back cycle is generated and the GMCH-M snarfs the data.

The GMCH-M generates length=0 Memory Read and Invalidate transactions for hub interface or AGP/PCI.

#### 5.2.4.8 Memory Read (Length = 0)

A Memory Read of length zero, MR(0), does not have an associated Data Response. This transaction is used by the GMCH-M to snoop for the hub interface to system SDRAM, and AGP/PCI snoopable system SDRAM read accesses. The GMCH-M snoop request policy is identical for hub interface and AGP/PCI transactions.

Note that the GMCH-M will perform single MR(0) cycles for hub interface reads less than or equal to 32 bytes, for AGP/PCI master reads or read lines directed to System SDRAM. The GMCH-M will do multiple snoop ahead cycles for hub interface burst reads greater than 32 bytes and for AGP/PCI master burst reads (i.e. memory read multiple) to SDRAM.

#### 5.2.4.9 Host Initiated Zero-Length R/W Cycles

Streaming SIMD Extension (SSE) new instructions can result in zero-length read and write cycles to the chipset.

The GMCH-M supports a zero-length processor write cycle by executing a 1 QW write cycle to the targeted destination with all 8 byte enables turned off. The following destinations for host initiated zero-length writes are supported:

1. Coherent system memory
2. Aperture mapped to system memory
3. Aperture mapped to graphics memory
4. GMCH-M internal memory-mapped I/O registers
5. PCI (via hub Interface)
6. AGP

The GMCH-M only supports zero-length processor read cycles that target coherent system memory or AGP/PCI1. When targeting coherent system memory, the GMCH-M forwards the cycle as a 1 QW read from system SDRAM. The data is returned to the GMCH-M. The GMCH-M then returns a “no data” response to the host and empties the returned data from its buffer.

#### 5.2.4.10 Cache Coherency Cycles

The GMCH-M generates an implicit writeback response during host bus read and write transactions when a CPU asserts HITM# during the snoop phase. The CPU initiated write case has two data transfers, the requesting agents data followed by the snooping agents writeback data.

The GMCH-M will perform a memory read and invalidate cycle of length = 0 (MRI[0]) on the CPU bus when a hub interface or AGP/PCI occurs.

The GMCH-M will perform a memory read cycle with length = 0 (MR[0]) on the CPU bus when a hub interface or AGP/PCI occurs.

### 5.2.4.11 Interrupt Acknowledge Cycles

A processor agent issues an Interrupt Acknowledge cycle in response to an interrupt from an 8259-compatible interrupt controller. The Interrupt Acknowledge cycle is similar to a partial read transaction, except that the address bus does not contain a valid address.

Interrupt Acknowledge cycle is always directed to the hub interface (never to AGP/PCI).

### 5.2.4.12 Locked Cycles

The GMCH-M supports resource locking due to the assertion of the LOCK# line on the CPU bus as follows.

#### 5.2.4.12.1 CPU<->System SDRAM Locked Cycles

The GMCH-M supports CPU to SDRAM locked cycles. The host bus may not execute any other transactions until the locked cycle is complete. The GMCH-M arbiter may grant another hub interface or AGP device, but any “Coherent” cycles to SDRAM will be blocked. CPU Lock operations DO NOT block any “Non\_Coherent” accesses to SDRAM.

#### 5.2.4.12.2 CPU<->Hub Interface Locked Cycles

Any CPU-to-hub interface locked transaction will initiate a hub interface locked sequence. The P6 bus implements the bus lock mechanism, which means that no change of bus ownership can occur from the time one agent, has established a locked transaction (i.e., the initial read cycle of a locked transaction has completed) until the locked transaction is completed. Note that for CPU-to-hub interface lock transactions, a bit in the request packet indicates a lock transaction.

Any concurrent cycle that requires snooping on the host bus is not processed while a LOCK transaction is occurring on the host bus.

Hub interface-to-SDRAM locked cycles are not supported.

#### 5.2.4.12.3 CPU<->AGP/PCI Locked Cycles

The AGP/PCI1 interface does not support locked operations and therefore both CPU locked and non-locked transactions destined to AGP/PCI1 are propagated in the same manner. However, note that any concurrent cycle that requires snooping on the host bus is not processed while a LOCK transaction is occurring on the host bus.

### 5.2.4.13 Branch Trace Cycles

An agent issues a Branch Trace Cycle for taken branches if execution tracing is enabled. Address Aa[35:3]# is reserved and can be driven to any value. D[63:32]# carries the linear address of the instruction causing the branch and D[31:0]# carries the target linear address. The GMCH-M will respond and retire this transaction but will not latch the value on the data lines or provide any additional support for this type of cycle.

### 5.2.4.14 Special Cycles

A Special Cycle is defined when REQa[4:0] = 01000 and REQb[4:0] = xx001. In the first address phase Aa[35:3]# is undefined and can be driven to any value. In the second address phase, Ab[15:8]# defines

the type of Special Cycle issued by the processor. All Host initiated Special Cycles are routed to hub interface.

Special Cycles are “posted” into the GMCH-M. The host bus transaction is terminated immediately. It does not wait for the cycle to propagate or terminate on hub interface.

Table 27 specifies the cycle type and definition as well as the action taken by the GMCH-M when the corresponding cycles are identified. Note that none of the host bus special cycles are propagated to the AGP interface.

**Table 27. GMCH-M Responses to Host Initiated Special Cycles**

BE[7:0]#	Special Cycle Type	Action Taken
0000 0000	NOP	This transaction has no side effects.
0000 0001	Shutdown	This transaction is issued when an agent detects a severe software error that prevents further processing. This cycle is claimed by the GMCH-M and propagated as a Shutdown special cycle over the hub interface bus. This cycle is retired on the CPU bus after the associated hub interface special cycle request packet is successfully broadcast over hub interface.
0000 0010	Flush	This transaction is issued when an agent has invalidated its internal caches without writing back any modified lines. The GMCH-M claims this cycle and simply retires it.
0000 0011	Halt	This transaction is issued when an agent executes a HLT instruction and stops program execution. This cycle is claimed by the GMCH-M and propagated over hub interface as a Halt special cycle. This cycle is retired on the CPU bus after the associated hub interface special cycle request packet is successfully broadcast over hub interface.
0000 0100	Sync	This transaction is issued when an agent has written back all modified lines and has invalidated its internal caches. The GMCH-M claims this cycle and simply retires it.
0000 0101	Flush Acknowledge	This transaction is issued when an agent has completed a cache sync and flush operation in response to an earlier FLUSH# signal assertion. The GMCH-M claims this cycle and simply retires it.
0000 0110	Stop Clock Acknowledge	This transaction is issued when an agent enters Stop Clock mode. This cycle is claimed by the GMCH-M and propagated over hub interface as a Stop Grant special cycle. This cycle is retired on the CPU bus after the associated hub interface special cycle request packet is successfully broadcast over hub interface.
0000 0111	SMI Acknowledge	This transaction is first issued when an agent enters the System Management Mode (SMM). Ab[7]# is also set at this entry point. All subsequent transactions from the CPU with Ab[7]# set are treated by the GMCH-M as accesses to the SMM space. No corresponding cycle is propagated to the hub interface. To exit the System Management Mode the CPU issues another one of these cycles with the Ab[7]# bit deasserted. The SMM space access is closed by the GMCH-M at this point.
All others	Reserved	



## 5.2.5 In-Order Queue Pipelining

All agents on the CPU bus track the number of pipelined bus transaction with an in-order queue (IOQ). The GMCH –M can support an IOQ depth of 8 and uses BNR# to guarantee that limit is not exceeded.

## 5.2.6 Write Combining

To allow for high speed write capability for graphics, the USWC (uncacheable, speculative, write-combining) memory type provides a write-combining buffering mechanism for write operations. A high percentage of graphics transactions are writes to the memory-mapped graphics region, normally known as the linear frame buffer. Reads and writes to USWC are non-cached and can have no side effects.

In the case of graphics, current 32-bit drivers (without modifications) would use Partial Write protocol to update the frame buffer. The highest performance write transaction on the CPU bus is the Line Write. By combining several back-to-back Partial write transactions (internal to the CPU) into a Line write transaction on the CPU bus, the performance of frame buffer accesses would be greatly improved. To this end, the CPU supports the USWC memory. Writes to USWC memory can be buffered and combined in the processor's write-combining buffers (WCB). , or the WCB is full (32 bytes)The WCB can be flushed under different situations\*. In order to extend this capability to the current drivers, it is necessary to set up the linear frame buffer address range to be USWC memory type. This can be done by programming the MTRR registers in the CPU.

If the number of bytes in the WCB is < 32 then a series of <= 8 byte writes are performed upon WCB flushing. The GMCH-M further optimizes this by providing write combining for CPU-to-hub interface, and CPU-to-AGP/PCI Write transactions. If the target of CPU writes is hub interface memory, then the data is combined and sent to the hub interface bus as a single write burst. The same concept applies to CPU writes to AGP/PCI memory. The USWC writes that target system SDRAM are handled as regular system SDRAM writes.

Note that the application of USWC memory attribute is not limited only to the frame buffer support and that the GMCH-M implements write combining for any CPU-to-hub interface or CPU-to-AGP/PCI posted write.

\*Please refer to the following documents on how to implement write combining buffers: Intel *Write Combining Memory Implementation Guidelines (24422)* and Intel® *Architecture Software Developer's Manual Volume 3 System Programming Guide (245572)*

## 5.3 System Memory Interface

### 5.3.1 SDRAM Interface Overview

The Intel 830MP chipset integrates a main memory SDRAM controller with a 64-bit wide interface. 830MP's system memory buffers support LVTTL (SDRAM) signaling at 133 MHz.

- Configured for Single Data Rate SDRAM, the Intel 830MP chipset's memory interface includes support for:
- Up to 1.0 GB of 133-MHz SDRAM using 512-Mb technology
- PC133 SO-DIMMs
- Maximum of 2 SO-DIMMs, Single-sided and/or Double-sided
- The 830MP chipset only supports 4 bank memory technologies.

- Four Integrated Clock buffers

The 2-bank select lines SM\_BA[1:0] and the 13 Address lines SM\_MA[12:0] allow 830MP to support 64 bit wide SO-DIMMs using 64 Mb, 128 Mb, 256 Mb, and 512 Mb SDRAM technology. While address lines SM\_MA[9:0] determine the starting address for a burst, burst lengths are fixed at 4. Six chip selects SM\_CS# lines allow maximum of three rows of single-sided SO-DIMMs and six rows of double-sided SDRAM SO-DIMMs.

The Intel 830MP chipset's main memory controller targets CAS latencies of 2 and 3 for SDRAM. The 830MP chipset provides refresh functionality with programmable rate (normal SDRAM rate is 1 refresh/15.6 ms). For write operations of less than a Qword in size, the Intel 830MP chipset will perform a byte-wise write.

## 5.3.2 SDRAM Organization and Configuration

In the following discussion the term row refers to a set of memory devices that are simultaneously selected by a SM\_CS# signal. 830MP will support a maximum of 4 rows of memory. For the purposes of this discussion, a "side" of a SO-DIMM is equivalent to a "row" of SDRAM devices.

The 2-bank select lines SM\_BA[1:0] and the 13 Address lines SM\_MA[12:0] allow 830MP to support 64-bit wide SO-DIMMs using x16 64 Mb, 128 Mb, 256 Mb, and 512 Mb SDRAM technologies.

**Table 28. System Memory SO-DIMM Configurations**

SDRAM Technology (Density)	Device Depth	Device Width	Devices Per Side	Capacity Per Side	# of Row Addr Bits	# of Column Addr Bits	# of Bank Addr Bits	Page Size	Max Capacity SDR(2 SO-DIMMs)
64 Mb	4M	X16	4	32 MB	12	8	2	2 KB	128 MB
128 Mb	8M	X16	4	64 MB	12	9	2	4 KB	256 MB
256 Mb	16M	X16	4	128 MB	13	9	2	4 KB	512 MB
512 Mb	32M	X16	4	256 MB	13	10	2	8 KB	1.0 GB

### 5.3.2.1 Configuration Mechanism for SO-DIMMs

Detection of the type of SDRAM installed on the SO-DIMM is supported via Serial Presence Detect mechanism as defined in the JEDEC SO-DIMM specification. This uses the SCL, SDA and SA[2:0] pins on the SO-DIMMs to detect the type and size of the installed SO-DIMMs. No special programmable modes are provided on the Intel 830MP chipset for detecting the size and type of memory installed. Type and size detection must be done via the serial presence detection pins.

#### 5.3.2.1.1 Memory Detection and Initialization

Before any cycles to the memory interface can be supported, the Intel 830MP chipset SDRAM registers must be initialized. The Intel 830MP chipset must be configured for operation with the installed memory types. Detection of memory type and size is done via the System Management Bus (SMB) interface on the ICH3-M. This two-wire bus is used to extract the SDRAM type and size information from the serial presence detect port on the SDRAM SO-DIMMs. SDRAM SO-DIMMs contain a 5-pin serial presence detect interface, including SCL (serial clock), SDA (serial data) and SA[2:0]. Devices on the SMBus have a 7-bit address. For the SDRAM SO-DIMMs, the upper 4 bits are fixed at 1010. The

lower three bits are strapped on the SA[2:0] pins. SCL and SDA are connected directly to the System Management Bus on the ICH3-M. Thus data is read from the Serial Presence Detect port on the SO-DIMMs via a series of IO cycles to the south bridge. BIOS essentially needs to determine the size and type of memory used for each of the rows of memory in order to properly configure the 830MP memory interface.

### 5.3.2.1.2 SDRAM Register Programming

This section provides an overview of how the required information for programming the SDRAM registers is obtained from the Serial Presence Detect ports on the SO-DIMMs. The Serial Presence Detect ports are used to determine Refresh Rate, MA and MD Buffer Strength, Row Type (on a row by row basis), SDRAM Timings, Row Sizes, and Row Page Sizes. The following table lists a subset of the data available through the on board Serial Presence Detect ROM on each SO-DIMM.

**Table 29. Data Bytes on SO-DIMM Used for Programming SDRAM Registers**

Byte	Function
2	Memory Type (EDO, SDR SDRAM)
3	# of Row Addresses, not counting Bank Addresses
4	# of Column Addresses
5	# of banks of SDRAM (Single or Double sided SO-DIMM)
11	ECC, no ECC
12	Refresh Rate
17	# Banks on each Device
36-41	Access Time from Clock for CAS# Latency 1 through 7
42	Data Width of SDRAM Components
126	Memory Frequency

Table 29 is only a subset of the defined SPD bytes on the SO-DIMMs. These bytes collectively provide enough data for programming the 830MP SDRAM registers

### 5.3.3 SDRAM Address Translation and Decoding

The Intel 830MP chipset contains address decoders that translate the address received on the host bus, or the hub interface to an effective memory address. Decoding and Translation of these addresses vary with the three SDRAM types. Also, the number of pages, page sizes, and densities supported vary with the 4 SDRAM types. In general, the Intel 830MP chipset supports 64 Mb, 128 Mb, 256 Mb, and 512 Mb SDRAM devices. The multiplexed row/column address to the SDRAM memory array is provided by the SM\_BA[1:0] and SM\_MA[12:0] signals. These addresses are derived from the host address bus as defined by the table above for SDRAM devices.

**Table 30. Address Translation and Decoding**

Tech	Depth	Width	Address Usage			Row Size	Page	BS	BS	MA	MA	MA	MA	MA	MA	MA	MA	MA	MA	MA	MA	MA
			Row	Col	Bank																	
			1	0	12	11	10	9	8	7	6	5	4	3	2	1	0					
64 Mb	4M	16	12	8	2	32 MB	2K	12	11	X	15	14	13	24	23	22	21	20	19	18	17	16
			12	11	X			X	PA	X	X	10	9	8	7	6	5	4	3			
128 Mb	8M	16	12	9	2	64 MB	4K	13	12	X	15	14	25	24	23	22	21	20	19	18	17	16
			13	12	X			X	PA	X	11	10	9	8	7	6	5	4	3			
256 Mb	16M	16	13	9	2	128 MB	4K	13	12	15	14	26	25	24	23	22	21	20	19	18	17	16
			13	12	X			X	PA	X	11	10	9	8	7	6	5	4	3			
512 Mb	16M	16	13	10	2	256 MB	8K	14	13	15	27	26	25	24	23	22	21	20	19	18	17	16
			14	13	X			X	PA	12	11	10	9	8	7	6	5	4	3			

### 5.3.4 SDRAM Performance Description

The overall SDRAM performance is controlled by the SDRAM timing register, pipelining depth used in the Intel 830MP chipset, SDRAM speed grade, and the type of SDRAM used in the system. Besides this, the exact performance in a system is also dependent on the total memory supported, external buffering and memory array layout. The most important contribution to overall performance by the System Memory controller is to minimize the latency required to initiate and complete requests to memory, and to support the highest possible bandwidth (full streaming, quick turn-arounds). One measure of performance is the total flight time to complete a cache line request. A true discussion of performance really involves the entire chipset, not just the System Memory controller.

## 5.4 AGP Interface

The GMCH-M will support 1.5V AGP 1x/2x/4x devices. The AGP signal buffers will have one mode of operation; 1.5V drive/receive (not 3.3V tolerant). The GMCH-M will support 4x (266MT/s) clocking transfers for read and write data, and sideband addressing. The GMCH-M has a 32-deep AGP request queue. The GMCH-M integrates a fully associative 16 entry Translation Look-aside Buffer.

AGP semantic transactions to system SDRAM do not get snooped and are therefore not coherent with the CPU caches. PCI semantic transactions on AGP to system SDRAM are snooped. AGP semantic accesses to hub interface/PCI are not supported. PCI semantic access from an AGP master to hub interface is not supported.

## 5.4.1 AGP Target Operations

As an initiator, the GMCH-M does not initiate cycles using AGP enhanced protocols. The GMCH-M supports AGP target interface to main memory only. The GMCH-M supports interleaved AGP and PCI transactions.

The following table summarizes target operation support of GMCH-M for AGP masters.

**Table 31. AGP Commands Supported by GMCH-M When Acting as an AGP Target**

AGP Command	C/BE[3:0]#	GMCH-M Host Bridge	
		Cycle Destination	Response as AGP Target
Read	0000	Main Memory	Low Priority Read
	0000	Hub interface	Complete with random data
Hi-Priority Read	0001	Main Memory	High Priority Read
	0000	hub interface	Complete with random data
Reserved	0010	N/A	No Response
Reserved	0011	N/A	No Response
Write	0100	Main Memory	Low Priority Write
	0100	hub interface	Cycle goes to SDRAM with BE's inactive
Hi-Priority Write	0101	Main Memory	High Priority Write
	0101	hub interface	Cycle goes to SDRAM with BE's inactive - does not go to hub interface
Reserved	0110	N/A	No Response
Reserved	0111	N/A	No Response
Long Read	1000	Main Memory	Low Priority Read
		Hub interface	Complete locally with random data - does not go to hub interface
Hi-Priority Long Read	1001	Main Memory	High Priority Read
		Hub interface	Complete with random data
Flush	1010	GMCH-M	Complete with QW of Random Data
Reserved	1011	N/A	No Response
Fence	1100	GMCH-M	No Response – Flag inserted in GMCH-M request queue
Reserved	1101	N/A	No Response
Reserved	1110	N/A	No Response
Reserved	1111	N/A	No Response

**NOTE:** N/A refers to a function that is not applicable.

As a target of an AGP cycle, the GMCH-M supports all the transactions targeted at main memory and summarized in the table above. The GMCH-M supports both normal and high priority read and write requests. The GMCH-M will not support AGP cycles to hub interface. AGP cycles do not require coherency management and all AGP initiator accesses to main memory using AGP protocol are treated as non-snoopable cycles. These accesses are directed to the AGP aperture in main memory that is programmed as either uncacheable (UC) memory or write combining (WC) in the processor's MTRRs.

## 5.4.2 AGP Transaction Ordering

The GMCH-M observes transaction ordering rules as defined by the AGP 2.0 specification.

## 5.4.3 AGP Electricals

4x/2x/1x and PCI data transfers use 1.5V signaling levels as described in the AGP 2.0 specification.

## 5.4.4 Support for PCI-66 Devices

The GMCH-M's AGP interface may be used as a PCI-66 MHz interface with the following restrictions:

- Support for 1.5-V operation only.
- Support for only one device. GMCH-M will not provide arbitration or electrical support for more than one PCI-66 device.
- The PCI-66 device must meet the AGP 2.0 electrical specification.
- The GMCH-M does not provide full PCI-to-PCI bridge support between AGP/PCI and hub interface. Traffic between AGP and hub interface is limited to hub interface-to-AGP memory writes.
- LOCK# signal is not present. Neither inbound nor outbound locks are supported.
- SERR#/PERR# signals are not present.
- 16-clock Subsequent Data Latency timer (instead of 8)

## 5.4.5 4x AGP Protocol

In addition to the 1x and 2x AGP protocol the GMCH-M supports 4x AGP read and write data transfers, and 4x sideband address generation. 4x operation will be compliant with the 4x AGP spec as currently described in AGP 2.0.

The 4x data transfer protocol provides 1.06 GB/s transfer rates. The control signal protocol for the 4x data transfer protocol is identical to 1x/2x protocol. In 4x mode 16 bytes of data are transferred during each 66-MHz clock period. The minimum throttle-able block size remains four 66-MHz clocks which means 64 bytes of data is transferred per block. Three additional signal pins are required to implement the 4x data transfer protocol. These signal pins are complementary data transfer strobes for the AD bus (2) and the SBA bus (1).

## 5.4.6 Fast Writes

The Fast Write (FW) transaction is from the core logic to the AGP master acting as a PCI target. This type of access is required to pass data/control directly to the AGP master instead of placing the data into main memory and then having the AGP master read the data. For 1x transactions, the protocol simply follows the PCI bus specification. However, for higher speed transactions (2x or 4x), FW transactions will follow a combination for PCI and AGP bus protocols for data movement.

## 5.4.7 AGP-to-Memory Read Coherency Mechanism

The Global Write Buffer (GWB) in the 830MP chipset is used to post write data from the CPU, AGP/PCI, and hub interfaces prior to the data actually being written to system SDRAM. Reads to system SDRAM are allowed to pass the writes in the GWB. This policy requires that all reads to SDRAM be checked against the writes in the GWB to maintain data coherency. If an AGP read hits a write in the GWB, that particular write in the GWB and all writes queued in front of it are written to SDRAM prior to the read. After the data hit by the AGP read is written to SDRAM the AGP read cycle is generated to the SDRAM.

## 5.4.8 PCI Semantic Transactions on AGP

The GMCH-M accepts and generates PCI semantic transactions on the AGP bus. The GMCH-M guarantees that PCI semantic accesses to SDRAM are kept coherent with the CPU caches by generating snoops to the CPU bus.

### 5.4.8.1 PCI Read Snoop-Ahead and Buffering

The GMCH-M issues snoops dynamically for the various types of memory read transactions and retains the contents of the AGP/PCI-to-SDRAM read buffers between AGP/PCI transactions.

For Memory Reads the GMCH-M will issue one snoop and the entire cache line of read data will be buffered. If a Memory Read bursts across the cache line another snoop will be issued. Subsequent Memory Read transaction hitting the cache line buffer will return data from the buffer.

For Memory Read Line and Memory Read Multiple the GMCH-M issues two snoops (a snoop followed by a snoop-ahead) on the host bus and releases the CPU bus for other traffic. When the first DW of the first cache line is delivered and FRAME# is still asserted, the GMCH-M will issue another snoop-ahead on the host bus. This allows the GMCH-M to continuously supply data during Memory Read Line and Memory Read Multiple bursts. When the transaction terminates there may be a minimum of 2 cache lines and a maximum of 2 cache line plus 7 Dwords buffered. Subsequent Memory Reads hitting the buffers will return data from the buffer.

### 5.4.8.2 GMCH-M Initiator and Target Operations

The following table summarizes target operation support of GMCH-M for AGP/PCI1 bus initiators. The cycles can be either destined to main memory or the hub interface bus.

**Table 32. PCI Commands Supported by GMCH-M When Acting as a PCI Target**

PCI Command	C/BE[3:0]# Encoding	GMCH-M	
		Cycle Destination	Response as PCI Target
Interrupt Acknowledge	0000	N/A	No Response
Special Cycle	0001	N/A	No Response
I/O Read	0010	N/A	No Response
I/O Write	0011	N/A	No Response
Reserved	0100	N/A	No Response
Reserved	0101	N/A	No Response
Memory Read	0110	Main Memory	Read
	0110	hub interface	No Response
Memory Write	0111	Main Memory	Posts Data
	0111	hub interface	No Response
Reserved	1000	N/A	No Response
Reserved	1001	N/A	No Response
Configuration Read	1010	N/A	No Response
Configuration Write	1011	N/A	No Response
Memory Read Multiple	1100	Main Memory	Read
	1100	hub interface	No Response
Dual Address Cycle	1101	N/A	No Response
Memory Read Line	1110	Main Memory	Read
	1110	hub interface	No Response
Memory Write and Invalidate	1111	Main Memory	Posts Data
	1111	hub interface	No Response

**NOTE:** N/A refers to a function that is not applicable.

As a target of an AGP/PCI cycle, GMCH-M only supports the following transactions:

**Memory Read** - The GMCH-M will issue one snoop and the entire cache line of read data will be buffered. If a Memory Read bursts across the cache line another snoop will be issued but the transaction will be disconnected on the cache line boundary. Subsequent Memory Read transaction hitting the cache line buffer will return data from the buffer.

**Memory Read Line, and Memory Read Multiple** - These commands are supported identically by the GMCH-M. The GMCH-M issues two snoops (a snoop followed by a snoop-ahead) on the host bus and releases the CPU bus for other traffic. When the first DW of the first cache line is delivered and FRAME# is still asserted, the GMCH-M will issue another snoop-ahead on the host bus. This allows the GMCH-M to continuously supply data during Memory Read



Line and Memory Read Multiple bursts. When the transaction terminates there may be a minimum of 2 cache lines and a maximum of 2 cache line plus 7 Dwords buffered. Subsequent Memory Reads hitting the buffers will return data from the buffer.

**Memory Write and Memory Write and Invalidate** - These commands are aliased and processed identically. The GMCH-M supports data streaming for PCI-to-SDRAM writes based on its ability to buffer up to 128 bytes (16 Qwords) of data before a snoop cycle must be completed on the host bus. The GMCH-M is typically able to support longer write bursts, with the maximum length dependent upon concurrent host bus traffic during PCI-SDRAM write data streaming.

**Fast Back-to-Back Transactions** - GMCH-M as a target supports fast back-to-back cycles from a PCI initiator.

As a PCI initiator the GMCH-M is responsible for translating host cycles to AGP/PCI1 cycles. The GMCH-M also transfers hub interface to AGP/PCI1 write cycles. The following table shows all the cycles that need to be translated.

**Table 33. PCI Commands Supported by GMCH-M When Acting as an AGP/PCI1 Initiator**

Source Bus Command	Other Encoded Information	GMCH-M Host Bridge	
		Corresponding PCI1 Command	C/BE[3:0]# Encoding
<b>Source Bus: Host</b>			
Deferred Reply	Don't Care	None	N/A
Interrupt Acknowledge	Length ≤ 8 Bytes	None	N/A
Special Cycle	Shutdown	None	N/A
	Halt	None	N/A
	Stop Clock Grant	None	N/A
	All other combinations	None	N/A
Branch Trace Message	None	None	N/A
I/O Read	Length ≤ 8 Bytes up to 4 BEx asserted	I/O Read	0010
I/O Write	Length ≤ 8 Bytes up to 4 BEx asserted	I/O Write	0011
I/O Read to 0CFCh	Length ≤ 8 Bytes up to 4 BEx asserted	Configuration Read	1010
I/O Write to 0CFCh	Length ≤ 8 Bytes up to 4 BEx asserted	Configuration Write	1011
	Length < 8 Bytes without all BEs asserted	Memory Read	0110
Memory Read (Code or Data)	Length = 8 Bytes with all BEs asserted	Memory Read	1110
Memory Read Invalidate	Length = 16 Bytes	None	N/A
	Length = 32 Bytes Code Only	Memory Read	1110
	Length < 8 Bytes without all Bes asserted	Memory Write	0111

Source Bus Command	Other Encoded Information	GMCH-M Host Bridge	
		Corresponding PCI1 Command	C/BE[3:0]# Encoding
Memory Write	Length = 16 Bytes	None	N/A
	Length = 32 Bytes	Memory Write	0111
Locked Access	All combinations	Unlocked Access <sup>1</sup>	As Applicable
Reserved Encodings	All Combinations	None	N/A
EA Memory Access	Address ≥ 4 GB	None	N/A
<b>Source Bus: hub interface</b>			
Memory Write	-	Memory Write	0111

**NOTES:**

1. CPU to AGP/PCI1 bus can result in deadlocks. Locked access to AGP/PCI1 bus is strongly discouraged.
2. N/A refers to a function that is not applicable. Not Supported refers to a function that is available but specifically not implemented on GMCH-M.

As an initiator of AGP/PCI1 cycle, the GMCH-M only supports the following transactions:

**Memory Read** - All CPU to AGP/PCI1 reads will use the Memory Read command.

**Memory Write** - GMCH-M initiates AGP/PCI1 cycles on behalf of the CPU or hub interface. GMCH-M does not issue Memory Write and Invalidate as an initiator. GMCH-M does not support write merging or write collapsing. GMCH-M will combine CPU-to-PCI writes (Dword or Qword) to provide bursting on the AGP/PCI1 bus. GMCH-M allows non-snoopable write transactions from hub interface to the AGP/PCI1 bus.

**I/O Read and Write** - I/O read and write from the CPU are sent to the AGP/PCI1 bus. I/O base and limit address range for PCI1 bus are programmed in AGP/PCI1 configuration registers. All other accesses that do not correspond to this programmed address range are forwarded to hub interface.

**Exclusive Access** - GMCH-M will not issue a locked cycle on AGP/PCI1 bus on the behalf of either the CPU or hub interface. Hub interface and CPU locked transactions to AGP/PCI1 will be initiated as unlocked transactions by the GMCH-M on the AGP/PCI1 bus.

**Configuration Read and Write** - Host Configuration accesses to internal GMCH-M registers are driven onto AGP/PCI1 as Type 1 Configuration Cycles where they are then claimed by the GMCH-M. This is done to support co-pilot mode. Host Configuration cycles to AGP/PCI1 are forwarded as Type 1 Configuration Cycles.

### 5.4.8.3 GMCH-M Retry/Disconnect Conditions

The GMCH-M generates retry/disconnect according to the AGP Specification rules when being accessed as a target from the AGP interface (using PCI semantics).

### 5.4.8.4 Delayed Transaction

When an AGP/PCI-to-SDRAM read cycle is retried by the GMCH-M it will be processed internally as a Delayed Transaction.

The GMCH-M supports the Delayed Transaction mechanism on the AGP target interface for the transactions issued using PCI semantics. This mechanism is compatible with the PCI 2.2 Specification.

The process of latching all information required to complete the transaction, terminating with Retry, and completing the request without holding the master in wait-states is called a Delayed Transaction. The GMCH-M latches the Address and Command when establishing a Delayed Transaction. The GMCH-M generates a Delayed Transaction on the AGP only for SDRAM read accesses.

## 5.5 GMCH-M Power and Thermal Management

The following list provides the GMCH-M Power and Thermal Management Features:

- ACPI 1.0b & 2.0 support
- Mobile Power Reduction operating modes (C3, S1)
- System States: S0, S1, S3, S4, S5
- CPU States: C0, C1, C2, C3
- Compatible with Intel 815EM AGP Busy/Stop protocol
- Intel SpeedStep™ technology support
- Thermal Throttling for Main memory

### 5.5.1 ACPI 2.0 Support

Advanced Configuration and Power Management Interface (ACPI) primarily describes and runs motherboard devices. It is completely controlled by the operating system that OS drivers directly power down PCI/AGP devices. System or SMI BIOS plays a part of waking the system, however. Device drivers save and restore state while bus drivers change the physical power state of the device.

The GMCH-M power management architecture is designed to allow single systems to support multiple suspend modes and to switch between those modes as required. A suspended system can be resumed via a number of different events. The system returns to full operation where it can continue processing or be placed into another suspend mode (potentially a lower power mode than it resumed from).

GMCH-M supports the minimum requirements for ACPI support. GMCH-M must support the minimum requirements for both system logic and for graphics controllers, as well as be capable of controlling monitors minimum functions. The transition sequences of entering and exiting system, CPU and graphics states are described in respective sections below.

### 5.5.2 ACPI States Supported

The Intel 830MP chipset supports the following ACPI States:

1. System States
  - G0/S0 Full On
  - G1/S1 Power On Suspend (POS). System Context Preserved.
  - G1/S3 Suspend to RAM (STR). Power and context lost to chipset.
  - G1/S4 Suspend to Disk (STD). All power lost (except wakeup on ICH3-M)
  - G2/S5 Hard off. Total reboot.

2. CPU States

C0 Full On

C1 Auto Halt

C2 Desktop Stop Grant; Clock to CPU still running. Clock stopped to CPU core.

C2 Mobile Quick Start (lower power than Stop Grant).

C3 Deep Sleep. Clock to CPU stopped.

## 5.5.3 Intel 830MP Chipset System and CPU States

Table 34 shows the state combinations that 830MP supports.

**Table 34. Intel 830MP Chipset System and CPU States**

Global (G) State	Sleep (S) State	CPU (C) State	Processor State	Description
G0	S0	C0	Full On	Full On
G0	S0	C1	Auto-Halt	Auto Halt
G0	S0	C2	Quick Start (M) Stop Grant (DT)	Quick Start Stop grant
G0	S0	C3	Deep Sleep	Deep Sleep
G1	S1	C3	Deep Sleep	Power On Suspend
G1	S3	Power off	Power off	Suspend to RAM
G1	S4	Power off	Power off	Suspend to Disk
G2	S5	Power off	Power off	Hard Off.
G3	NA	Power off	Power off	Mechanical Off.

## 5.5.4 Intel 830MP Chipset CPU “C” States

### 5.5.4.1 Full-On (C0)

This is the only state that runs software. All clocks are running, STPCLK# is deasserted and the processor core is active. The processor can service snoops and maintain cache coherency in this state.

### 5.5.4.2 Auto-Halt (C1)

The first level of power reduction occurs when the processor executes an Auto-Halt instruction. This stops the execution of the instruction stream and greatly reduces the processors power consumption. The processor can service snoops and maintain cache coherency in this state.

### 5.5.4.3 Quickstart (C2)

The next level of power reduction occurs when the processor is placed into the Quick start state by the assertion of STPCLK#. Mobile Quickstart state is a lower power version of the desktop Stop Grant state. The processor can service snoops and maintain cache coherency in this state.

The system can transition from the C0 state to the C2 state for several reasons.

**Software.** C2 is entered when software reads the Level 2 Register. This is an ACPI defined register but BIOS or APM (via BIOS) can use this facility when entering a low power state.

**Throttling.** This function can be enabled or disabled via a configuration bit. When this function is enabled STPCLK# will be asserted to place the processor into the C2 state with a programmable duty cycle. This is an ACPI defined function but BIOS or APM (via BIOS) can use this facility.

**Thermal Override.** The chipset will detect thermal events via an input to the ICH3-M. When a thermal threshold has been exceeded a thermal sensor will assert a signal to the ICH3-M. If the signal remains asserted for more than 2 seconds the chipset will initiate thermal throttling. STPCLK# will be asserted to place the processor into the C2 state with a programmable duty cycle. This function can be enabled or disabled via a configuration bit. The Thermal Override condition is handled by the ICH3-M.

#### 5.5.4.4 Deep Sleep (C3)

The Deep Sleep and Deeper Sleep states are identical as far as the GMCH-M is concerned. The only difference externally is that the CPU voltage is lowered for Deeper Sleep state to a point where the CPU will no longer operate, but it will retain its state. It uses a new power savings mode in the mobile Intel Pentium III Processor-M. The C3 entry and exit sequence is also followed by an Intel SpeedStep transition. C3 entry will generally occur when the system is idle, and no bus master activity has taken place recently as indicated by PCI REQ# signals and AGP\_BUSY# (although AGP\_BUSY# being active does not guarantee C3 will not be entered). Intel SpeedStep transitions may occur at any time, while the system is busy and bus master activity is occurring. There will be no attempt to wait for the system to be idle for an Intel SpeedStep transition.

C3 may be entered even if AGP\_BUSY# is active, since there is a delay from the time AGP\_BUSY# is sampled by the OS and C3 is actually entered. AGP\_BUSY# does not prevent C3 entry in hardware, it only indicates to the OS that activity is present. The OS will choose C2 rather than C3 in this case. AGP\_BUSY# active will cause a C3 exit, however, so the C3 mode will be brief if AGP\_BUSY# is active. An Intel SpeedStep transition, which appears to the GMCH-M exactly as a C3 entry/exit, will occur regardless of the state of AGP\_BUSY#

The GMCH-M can assume that no AGP, AGP/PCI, or Hub Interface cycle (except special cycles) will occur while the GMCH-M is in the C3 state. The processor cannot snoop its caches to maintain coherency while in the C3 state.

#### 5.5.5 Intel 830MP Chipset AGP\_BUSY# Protocol with External Graphics

The AGP\_BUSY# and STP\_AGP# signals allow power management signaling between an external AGP graphics controller and the ICH3-M. AGP\_BUSY# indicates that the AGP device is busy. C3\_STAT# (STP\_AGP#) is the signal, which used for indicating to the AGP device that a C3 state transition is beginning or ending. AGP\_BUSY# (ICH3-M signal) and STP\_AGP# (AGP graphics controller signal) are not directly connected to the GMCH-M. For proper implementations, please consult Intel Field Application Engineers

#### 5.5.6 Intel SpeedStep™ Technology

Intel SpeedStep technology allows the system to operate in multiple performance states Intel SpeedStep technology define two CPU/system operational modes:

**Maximum Performance Mode:** Maximum CPU Core Frequency, requiring a higher CPU Core voltage.

**Battery Optimized Mode:** Reduced CPU core frequency to extend battery life. Allows for lower CPU Core voltage for additional power savings.

Intel SpeedStep technology transitions states only when AC power is connected or disconnected. It transitions by changing the CPU PLL multiplier, which can only be done in the Deep Sleep CPU state (clock going to the CPU is stopped), which is the C3 CPU power state.

Most of the control for Intel SpeedStep technology is done in the ICH3-M. However, the GMCH-M must cooperate on certain functions.

## 5.5.7 Intel 830MP Chipset System “S” States

### 5.5.7.1 Powered-On-Suspend (POS) (S1)

The deepest level of power savings that can be achieved by only shutting down clocks occurs in the S1 State. The only clock remaining active in the system in the S1 State is the RTC clock. This clock is used to detect wake events and to run the hardware in the resume well in the ICH3-M used to reactivate the system.

During the S1 State the CPU and GMCH-M power is on, however there is no activity, so the only power consumed is the leakage power. The Clock synthesizer is powered off, this shuts the clocks off in the Host, Memory, and I/O clock groups.

### 5.5.7.2 Suspend-To-RAM (STR) (S3)

The final level of power savings for the GMCH-M is achievable when the Host Clock, Memory Group, and I/O clock group clocks are shutdown and the GMCH-M is powered down. This occurs when the system transitions to the S3 state. During transition to the S3 state, first the STPCLK# is asserted and the Stop Grant cycle snooped by the GMCH-M and forwarded over Hub interface where it is received by the ICH3-M. At this point the GMCH-M is functioning in the C2 State. The GMCH-M places all of the SDRAM components into the self-refresh mode. After the GMCH-M has placed all of the SDRAM components in self refresh, it is safe to enter the STR State. The ICH3-M will then assert a signal, SLP\_S1#, to the clock synthesizer to shutdown all of the clocks in the Host and Memory Clock Groups.

The GMCH-M will assume that no AGP, AGP/PCI, or hub interface cycle (except special cycles) will occur while the GMCH-M is in the C3 State. The processor cannot snoop its caches to maintain coherency while in the C3 State.

GMCH-M contains no isolation circuitry and MUST be powered down once STR is reached. If GMCH-M is powered up and driving outputs to devices that are powered down, component damage will result.

### 5.5.7.3 S4 (SUSPEND TO DISK), S5 (Soft Off) State

The Intel 830MP chipset does not distinguish between Suspend to Ram (S3), Suspend to Disk (S4) and Soft Off (S5) states. From the 830MP perspective, entry and exit to S4 or S5 states, is the same as entry and exit to S3 state.

## 5.5.8 System Memory Dynamic CKE support

To reduce EMI and preserve battery life, clocks to unpopulated SO-DIMMs are turned off. The DRB registers are read to determine if the row is populated. Clocks are turned off in pairs because SM\_CLK[1:0] go to one SO-DIMM, SM\_CLK[3:2] go to another SO-DIMM.. The main memory SDRAMs are power managed during normal operation and in low power modes. Each row has a separate CKE (clock enable) pin that is used for power management. CKE is used to put the SDRAM rows into power down mode. Active power management is employed during normal operation. The memory setting is determined by the thermals of the system and the number of chips in a row. Following refresh, all SDRAMs are powered down except the one for which there is the first pending request, if any.

## 5.5.9 GMCH-M Thermal Management

GMCH-M contains a bandwidth monitor on the SDRAM interfaces. If the bandwidth exceeds a programmed amount, the GMCH-M will automatically stall to avoid thermal problems.830MP.

Intel will provide a CMTI software suite to profile system for optimal thermal management. Please contact local FAE for support.

### 5.5.9.1 System Bandwidth Monitoring and Throttling

The GMCH-M has the capability for bandwidth monitoring/throttle mechanism for the system memory interface. If the counter window exceeds the bandwidth threshold, then the SDRAM throttling mechanism will be invoked to limit the memory reads/writes to a lower bandwidth.

The bandwidth monitoring mechanism consists of a counter to measure SDRAM bandwidth being used. Depending on what is being monitored, reads, and writes or both, a counter is incremented. If the number of read/writes during the monitoring period exceeds the value programmed, the throttling mechanism is invoked.

If GMCH-M detects an idle cycle where no traffic is encountered during the throttling window, the counter decrements and no throttling takes place. Once the bandwidth reaches the determined bandwidth, the Intel 830MP chipset will start to throttle and continue throttling determined by the activity percentage. If the bandwidth never exceeds the set value, no throttling will take place. 830MP will exit the throttling mechanism and return to monitoring traffic where the process starts over again.

## 5.6 Clocking

GMCH-M has the following clocks:

- 133-MHz Low voltage Differential HTCLK(#) for Processor Side Bus
- 66.666-MHz 3.3V GBOUT Output Clock for external Hub/AGP/PCI buffer
- 66.666-MHz 3.3V GBIN from external buffer for AGP/Hub interface

## 5.7 XOR Test Chains

Another feature of the 830MP chipset is the support for XOR Chain test modes. The XOR Chain test mode is used by product engineers during manufacturing and OEMs during board level connectivity tests. The main purpose of this test mode is to detect connectivity shorts between adjacent pins and to check proper bonding between I/O pads and I/O pins. There are 11 XOR test chains built into the 830MP chipset.

### 5.7.1.1 Test Mode Entry


Excluding the RAC chain, all that is required to prepare the GMCH-M for XOR chain testing is to pull DVOA\_D[7] and G\_PAR/ADD\_DETECT high prior to deasserting PCIRST#. The following event sequence will put the GMCH-M into XOR testability mode:

1. Deassert PCIRST# high, deassert DVOA\_D[11;8;6;4;3] low, assert G\_PAR/ADD\_DETECT high
2. Assert PCIRST# low; assert DVOA\_D[7;6] high and maintain G\_PAR/ADD\_DETECT high
3. Deassert PCIRST# high



4. XOR chain patterns can be applied to all GMCH-M interfaces (except for RAC) after PCIRST# is deasserted.
5. DVOA\_D[11;8;6;4:3] and G\_PAR/ADD\_DETECT can be “Don’t care”. See Figure 11 for more details.

**Figure 11. XOR Chain Test Mode Entry Events Diagram**



The assertion of DVOA\_D[6] high in Figure 11 is optional. The 830MP chipset supports dual ended termination for the CPU but only single ended termination is necessary when using the XOR test chains.

### 5.7.1.2 RAC Chain Initialization

On the RAC chain, special timing requirements need to be followed in order to use it. The event sequence (see Section 5.7.1.2) to enter test mode for the RAC chain is identical to that for all other chains and is shown in Figure 11 above. The application of test patterns to the inputs of the RAC chain must adhere to the timing requirements shown in Figure 12. Table 35 lists the minimum and maximum timings for the time parameters in Figure 12. This includes the maximum test enable (t1) and output propagation delays (t2), and minimum period for the application of a test pattern (t3).

Figure 12. RAC Chain Timing Diagram




Table 35. RAC Chain Timing Descriptions

Symbol	Description	Min	Max	Unit
t1	IOCT test enable delay	0	100	ns
t2	I/O to IOCT Output delay	0	25	ns
t3	I/O connectivity sequence period	30		ns

### 5.7.1.3 XOR Chain Test Pattern Consideration for Differential Pairs

Below are the differential signals in the XOR chains that must be treated as pairs. Pin1 and Pin2 as shown below must always be complementary to each other. For example, if a 1 is driven on ADSTB0, a 0 must be driven on ADSTB0# and vice versa. This will need to be considered when applying test patterns to these chains.

**Table 36. XOR Chain Differential Pairs**

<b>Pin1</b>	<b>Pin2</b>	<b>XOR Chain</b>
ADSTB0	ADSTB0#	AGP1
ADSTB1	ADSTB1#	AGP1
SBSTB	SBSTB#	AGP2
DVOADATA(0)	DVOADATA(1)	DVO
PSTRB	PSTRB#	Hublink

#### 5.7.1.4 XOR Chain Exclusion List

Please see below for a list of pins that are not included in the XOR chains (excluding all VCC/VSS):

1. GTL\_REF0
2. GTL\_RCOMP
3. CPURST#
4. GTL\_REF1
5. HTCLK#
6. HTCLK
7. DREFCLK
8. DVOA\_RCOMP
9. BLUE#
10. BLUE
11. GREEN
12. GREEN#
13. RED
14. RED#
15. GBIN
16. GBOUT
17. RESET#
18. AGP\_RCOMP
19. AGPREF
20. HLREF
21. HL\_RCOMP
22. SM\_REF0
23. SM\_REF1

### 5.7.1.5 NC Balls

Beginning with the A3 stepping of the 830MP chipset, a ballout change was made to the chipset and a number of chipset features were defeatured. The resulting ballout change also resulted in four NC (No Connect) balls that are no longer used in any chipset features. However, these four NC balls are still used as input and/or output to some of the XOR test chains. The following table lists the balls and associated XOR chain.

**Table 37. NC Ball and Associated XOR Chain**

	<b>Ball</b>	<b>XOR Chain</b>
1	E11	PSB2
2	E20	SM1
3	F20	SM1
4	F12	RAC

### 5.7.1.6 XOR Chain Connectivity/Ordering

The following tables contain the ordering for all of the 830MP chipset XOR chains and pin to ball mapping information:

**Table 38. XOR Chain AGP1**

	Ball	Pin
XOR OUT	A19	SMA5
1	W25	GAD29
2	Y29	GAD31
3	V25	GAD27
4	W26	GAD28
5	W27	GAD30
6	W29	GAD26
7	V27	GAD22
8	V28	GAD23
9	V29	GAD25
10	U26	GAD24
11	U27	GAD21
12	U29	GDSTB1
13	U28	GDSTBB1
14	T25	GCBE3
15	T26	GAD20
16	T27	GAD19
17	T29	GAD18
18	R24	GAD17
19	R25	GAD16
20	P29	GCBE1
21	N29	GAD12
22	N27	GAD15
23	N26	GAD14
24	M29	GAD8
25	M28	GAD9
26	M27	GAD11
27	M25	GAD13
28	L29	GDSTB0
29	L28	GDSTBB0
30	L27	GCBE0
31	L26	GAD4



32	K29	GAD6
33	K27	GAD7
34	K26	GAD2
35	L24	GAD10
36	J29	GAD0
37	K25	GAD3
38	J28	GAD1
39	J27	GAD5

**Table 39. XOR Chain AGP2**

	<b>Ball</b>	<b>Pin</b>
XOR OUT	A17	SMA9
1	AD29	GGNTB
2	AB25	GRBFB
3	AC27	GREQB
4	AC28	GST0
5	AC29	GST1
6	AA25	GSBA2
7	AB26	GPIPEB
8	AB27	GST2
9	AB29	GWBFB
10	Y24	GSBA3
11	AA27	GSBSTB
12	AA28	GSBSTBB
13	W24	GSBA6
14	AA24	GSBA1
15	Y26	GSBA5
16	AA29	GSBA0
17	Y27	GSBA4
18	Y28	GSBA7
19	R29	GFRAMEB
20	R27	GCBE2
21	R28	GDEVSELB
22	P28	GPAR
23	P27	GTRDYB
24	P26	GIRDYB
25	N25	GSTOPB

Table 40. XOR Chain DVO

	Ball	Pin
XOR OUT	C16	SMBA1
1	AD20	DVO CLKIN
2	AE21	DVO INTR
3	AJ22	DVOD0
4	AH22	DVOD1
5	AG22	DVOD2
6	AF22	DVO HSYNC
7	AJ23	DVOD3
8	AE22	DVO FIELD
9	AH23	DVOD4
10	AG23	DVOD5
11	AF23	DVO VSYNC
12	AD21	DVO BLANK
13	AJ24	DVO CLK
14	AG24	DVO CLKB
15	AE23	DVOD6
16	AJ25	DVOD8
17	AE24	DVOD7
18	AH25	DVOD9
19	AG25	DVOD10
20	AJ26	DVOD11

Table 41. XOR Chain PSB1

	Ball	Pin
XOR OUT	E17	SMCS0
1	G6	H_RS2B
2	D3	H_HITB
3	C1	H_ADSB
4	H6	H_RS0B
5	G5	H_DBSYB
6	F4	H_DRDYB
7	E3	H_A4
8	G4	H_TRDYB
9	J6	H_LOCKB





10	D1	H_HITMB
11	H4	H_RS1B
12	G3	H_A5
13	K6	H_REQ0B
14	E1	H_BNRB
15	K5	H_REQ2B
16	F2	H_A9
17	F1	H_A8
18	L6	H_REQ4B
19	K4	H_REQ3B
20	H2	H_A3
21	M6	H_A7
22	L4	H_BPRIB
23	M4	H_REQ1B
24	N4	H_A6
25	Y2	H_D32
26	AA1	H_D34
27	AA2	H_D38
28	AA4	H_D33
29	AB1	H_D36
30	AB3	H_D39
31	AC1	H_D45
32	AC2	H_D42
33	AC3	H_D49
34	AC4	H_D37
35	AA6	H_D35
36	AD1	H_D41
37	AD2	H_D40
38	AD4	H_D47
39	AE1	H_D59
40	AE3	H_D52
41	AF1	H_D63
42	AF2	H_D55
43	AC6	H_D44
44	AE4	H_D57
45	AB6	H_D43
46	AF3	H_D46
47	AG1	H_D58

48	AG2	H_D53
49	AE5	H_D51
50	AD6	H_D48
51	AF4	H_D54
52	AG3	H_D62
53	AH3	H_D50
54	AG4	H_D60
55	AH4	H_D61
56	AJ3	H_D56

Table 42. XOR Chain PSB2

	Ball	Pin
XOR OUT	E11	NC
1	F3	H_A11
2	J4	H_DEFERB
3	H3	H_A28
4	G1	H_A13
5	J3	H_A10
6	H1	H_A15
7	K3	H_A31
8	L3	H_A23
9	J2	H_A19
10	J1	H_A25
11	N5	H_A14
12	M3	H_A29
13	K1	H_A22
14	L2	H_A20
15	L1	H_A24
16	M2	H_A18
17	P6	H_A12
18	N3	H_D6
19	M1	H_A30
20	P4	H_A16
21	P3	H_D9
22	N1	H_A26
23	P2	H_D15
24	P1	H_D1



25	R4	H_A21
26	R3	H_D10
27	R2	H_D17
28	R1	H_D5
29	T5	H_A27
30	T4	H_A17
31	T3	H_D14
32	T1	H_D18
33	U4	H_D0
34	U6	H_D4
35	U3	H_D20
36	U2	H_D3
37	U1	H_D11
38	V4	H_D8
39	V3	H_D16
40	V2	H_D30
41	V1	H_D24
42	W4	H_D13
43	W3	H_D19
44	V6	H_D12
45	W1	H_D23
46	W5	H_D7
47	Y3	H_D31
48	Y4	H_D21
49	W6	H_D2
50	Y6	H_D26
51	Y1	H_D25
52	AA3	H_D22
53	AB4	H_D28
54	AD3	H_D27
55	AB5	H_D29

Table 43. XOR Chain GPIO

	Ball	Pin
XOR OUT	C15	SMA11
1	AD28	HSYNC
2	AC24	AGP BUSY
3	AD27	DDC1 DATA
4	AC25	I2C DATA
5	AD26	DDC2 DATA
6	AE29	VSYNC
7	AE27	DDC1 CLK
8	AE26	DDC2 CLK
9	AD25	I2C CLK

Table 44. XOR Chain HUB

	Ball	Pin
XOR OUT	A18	SMA4
1	E28	HLD7
2	G25	HLRQM
3	E29	HLD6
4	F27	HLD5
5	G26	HLD0
6	F28	HLSTBB
7	G29	HLSTB
8	G27	HLRQI
9	F29	HLD4
10	H26	HLSTOP
11	H27	HLD3
12	H28	HLD1
13	H29	HLD2

**Table 45. XOR Chain SM1**

	Ball	Pin
XOR OUT	A20	SMA0
1	C24	SMRCLK
2	A24	SMOCLK
3	G22	SMD42
4	A23	SMD44
5	D22	SMD43
6	F21	SMD45
7	D21	SMD46
8	E20	NC
9	F20	NC
10	A22	SMD47
12	B20	SMA1
14	D19	SMCAS
15	F18	SMDQM0
16	B19	SMA2
17	C17	SMA6
18	B17	SMA8
20	D15	SMCS3
22	F13	SMDQM7
23	A15	SMCLK0
24	B14	SMCLK2
26	D13	SMDQM2
27	C13	SMCKE2
28	A13	SMCKE0
32	D12	SMDQM3
33	A11	SMD49
34	B11	SMD50
35	B10	SMD52
36	F11	SMD48
37	A9	SMCKE3
38	C9	SMCKE1
39	D9	SMD54
40	F10	SMD51
42	B8	SMD53
43	F9	SMD56
44	B7	SMD55

45	D7	SMD59
46	A6	SMD57
47	C6	SMD58
48	E6	SMD61
49	B5	SMD60
50	A4	SMD62
51	A3	SMCLK3
53	B2	SMCLK1
54	D4	SMD63

Table 46. XOR Chain SM2

	Ball	Pin
XOR OUT	C19	SMA3
1	D29	SMD0
2	C29	SMD1
3	C28	SMD33
4	B28	SMD34
5	E27	SMD32
6	D27	SMD2
7	E26	SMD35
8	C27	SMD3
9	A27	SMD4
10	C26	SMD36
11	B26	SMD5
12	E24	SMD6
13	A26	SMD38
14	D25	SMD37
15	C25	SMD7
16	B25	SMD9
17	E23	SMD8
18	D24	SMD39
19	A25	SMD41
20	F23	SMD40
21	C23	SMD10
22	B23	SMD12
23	F22	SMD11
24	C22	SMD13



25	E21	SMD14
26	B22	SMD15
27	A21	SMWE
28	C20	SMRAS
29	E18	SMDQM4
30	D18	SMDQM1
31	F17	SMDQM5
32	C18	SMA7
33	D16	SMCS2
34	B16	SMBA0
35	A16	SMA10
36	C14	SMA12
37	F14	SMDQM6
38	C12	SMD16
39	C11	SMD18
40	A10	SMD19
41	C10	SMD20
42	D10	SMD17
43	F8	SMD27
44	E9	SMD23
45	C8	SMD21
46	A7	SMD22
47	C7	SMD24
48	E8	SMD25
49	D6	SMD29
50	A5	SMD26
51	C5	SMD28
52	B4	SMD30
53	C4	SMD31

Table 47. XOR Chain CMOS

	Ball	Pin
XOR OUT	F16	SMCS1
1	AG6	GCLK
2	AJ6	RCLK
3	AF7	SCK
4	AH7	CMD
5	AJ7	SIO

Table 48. XOR Chain RAC

	Ball	Pin
XOR OUT	F12	NC
1	AJ20	DQA7
2	AG20	DQA6
3	AJ19	DQA5
4	AG19	DQA4
5	AJ18	DQA3
6	AG18	DQA2
7	AJ17	DQA1
8	AG17	DQA0
9	AH15	CTM
10	AJ16	CFM
11	AJ15	CTM_B
12	AH16	CFM_B
13	AJ14	RQ7
14	AG14	RQ6
15	AJ13	RQ5
16	AG13	RQ4
17	AH13	RQ3
18	AG12	RQ2
19	AJ12	RQ1
20	AG11	RQ0
21	AJ11	DQB0
22	AH10	DQB1
23	AJ10	DQB2
24	AG10	DQB3
25	AJ9	DQB4





26	AG9	DQB5
27	AJ8	DQB6
28	AG8	DQB7

## 6 Performance

The system performance for the Intel 830MP chipset GMCH-M described below is a breakdown of the data streams that complement both the mobile Intel Pentium III Processor-M. This section describes the overall performance of the GMCH-M. Following categories of performance are examined:

- CPU/830MP GMCH-M: Intel 830MP chipset supports mobile Intel Pentium III Processor-M
- System Memory: Intel 830MP chipset GMCH-M supports PC133 main memory

**Table 49. System Bandwidths**

Interface	Clock Speed (MHz)	Samples Per Clock	Data Rate (Mega-samples/s)	Data Width (Bytes)	Bandwidth (MB/s)
CPU Bus	133	1	133	8	1066
SDRAM	133	1	133	8	1064
AGP 2.0	66	4	266	4	1066
DVO	165	2	330	1.5	495
PCI 2.2	33	1	33	4	133

**NOTE:** \*Theoretical Bandwidths only.

## **7      *Mechanical Specification***

---

### **7.1      Intel 830MP Chipset GMCH-M Ballout Diagram**

Figure 13 and Figure 14 show the ballout of the GMCH-M.

Figure 13. Intel 830MP Chipset Ballout (Left Side)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
A			SM_CLK3	SMD62	SMD26	SMD57	SMD22	VCC_SM	SM_CKE3	SMD19	SMD49	VCC_SM	SM_CKE0	VSS
B		SM_CLK1	VSS	SMD30	SMD60	VSS	SMD55	SMD53	VSS	SMD52	SMD50	VSS	VSS	SM_CLK2
C	H_ADS#	GTL_RCOMP	VSS	SMD31	SMD28	SMD58	SMD24	SMD21	SM_CKE1	SMD20	SMD18	SMD16	SM_CKE2	SMA12
D	H_HITM#	VSS	H_HIT#	SMD63	VCC_SM	SMD29	SMD59	VCC_SM	SMD54	SMD17	VCC_SM	SM_DQM3	SM_DQM2	VCC_SM
E	H_BNR#	VTT	H_A4#	VSS	SM_VREF1	SMD61	VSS	SMD25	SMD23	VSS	NC	VCC_SM	VSS	VSS
F	H_A8#	H_A9#	H_A11#	H_DRDY#	VTT	SM_RCOMP	VCCQ_SM	SMD27	SMD56	SMD51	SMD48	NC	SM_DQM7	SM_DQM6
G	H_A13#	VSS	H_A5#	H_TRDY#	H_DBSY#	H_RS2#	VCCA_CPLL	VSSA_CPLL	VSS	VCC_SM	VCC_SM			
H	H_A15#	H_A3#	H_A28#	H_RS1#	VSS	H_RS0#	VCC							
J	H_A25#	H_A19#	H_A10#	H_DEFER#	VTT	H_LOCK#	GTL_REFA							
K	H_A22#	VSS	H_A31#	H_REQ3#	H_REQ2#	H_REQ0#	VCC							
L	H_A24#	H_A20#	H_A23#	H_BPRI#	VSS	H_REQ4#	VCC							
M	H_A30#	H_A18#	H_A29#	H_REQ1#	VTT	H_A7#						VSS	VSS	VCC
N	H_A26#	VSS	H_D6#	H_A6#	H_A14#	VCC						VSS	VSS	VSS
P	H_D1#	H_D15#	H_D9#	H_A16#	VSS	H_A12#						VCC	VSS	VSS
R	H_D5#	H_D17#	H_D10#	H_A21#	VTT	CPU_RST#						VCC	VSS	VSS
T	H_D18#	VSS	H_D14#	H_A17#	H_A27#	VCC						VCC	VSS	VSS
U	H_D11#	H_D3#	H_D20#	H_D0#	VSS	H_D4#						VSS	VSS	VSS
V	H_D24#	H_D30#	H_D16#	H_D8#	VTT	H_D12#						VSS	VSS	VDD_LM
W	H_D23#	VSS	H_D19#	H_D13#	H_D7#	H_D2#	VCC							
Y	H_D25#	H_D32#	H_D31#	H_D21#	VSS	H_D26#	VCC							
AA	H_D34#	H_D38#	H_D22#	H_D33#	VTT	H_D35#	GTL_REFB							
AB	H_D36#	VSS	H_D39#	H_D28#	H_D29#	H_D43#	VCC							
AC	H_D45#	H_D42#	H_D49#	H_D37#	VSS	H_D44#	VSS	VCC_CMOS	VCC_CMOS	VCC_LM	VCC_LM			
AD	H_D41#	H_D40#	H_D27#	H_D47#	VTT	H_D48#	VSSA_HPLL	VSS	VSS	VSS	VCC_LM	VCC_LM	VCC_LM	RAMREF
AE	H_D59#	VSS	H_D52#	H_D57#	H_D51#	VCCA_HPLL	VCC_CMOS	VSS	VSS	VSS	VSS	VSS	VSS	RAMREF
AF	H_D63#	H_D55#	H_D46#	H_D54#	VSS	VCC_CMOS	SCK	VSS	VSS	VSS	VSS	VSS	VSS	VSS
AG	H_D58#	H_D53#	H_D62#	H_D60#	VTT	GCLK	VSS	DQB7	DQB5	DQB3	RQ0	RQ2	RQ4	RQ6
AH		VSS	H_D50#	H_D61#	HTCLK#	VSS	CMD	VSS	VSS	DQB1	VSS	VSS	RQ3	VSS
AJ			H_D56#	HTCLK	VSS	GM_RCLK	SIO	DQB6	DQB4	DQB2	DQB0	RQ1	RQ5	RQ7
	1	2	3	4	5	6	7	8	9	10	11	12	13	14

Figure 14. Intel 830MP Chipset Ballout (Right Side)

15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	
SM_CLK0	SMA10	SMA9	SMA4	SMA5	SMA0	SMWE	SMD47	SMD44	SM_OCLK	SMD41	SMD38	SMD4			A
VSS	SMA8	SMA8	VSS	SMA2	SMA1	VSS	SMD15	SMD12	VSS	SMD9	SMD5	VSS	SMD34		B
SMA11	SMA1	SMA6	SMA7	SMA3	SMRAS	VSS	SMD13	SMD10	SM_RCLK	SMD7	SMD36	SMD3	SMD33	SMD1	C
SM_CS3#	SM_CS2#	VCC_SM	SMDQM1	SMCAS	VCC_SM	SMD46	SMD43	VCC_SM	SMD39	SMD37	VCC_SM	SMD2	VSS	SMD0	D
VCCQ_SM	VSS	SM_CS0#	SMDQM4	VSS	NC	SMD14	VSS	SMD8	SMD6	VSS	SMD35	SMD32	HL7	HL6	E
VCCQ_SM	SM_CS1#	SMDQM5	SMDQM0	VSS	NC	SMD45	SMD11	SMD40	SM_VREF0	VCCA_PLL1	VCC_HUB	HL5	HLSTRB#	HL4	F
				VCCQ_SM	VCCQ_SM	VSS	SMD42	VCC_SM	VSSA_DPLL1	HL8	HL0	HL9	VSS	HLSTRB	G
								VCC	HLREF	VSS	HL10	HL3	HL1	HL2	H
								HRCOMP	VCC_HUB	AGPREF	VCC_AGP	G_AD5	G_AD1	G_AD0	J
								VCC	AGP_RCOMP	G_AD3	G_AD2	G_AD7	VSS	G_AD6	K
								VCC_AGP	G_AD10	VSS	G_AD4	G_CBE0#	AD_STB0#	AD_STB0	L
									VCC	G_AD13	VCC_AGP	G_AD11	G_AD9	G_AD8	M
									VCCQ_AGP	G_STOP#	G_AD14	G_AD15	VSS	G_AD12	N
									VCC	VSS	G_IRDY#	G_TRDY#	G_PAR	G_CBE1#	P
									G_AD17	G_AD16	VCC_AGP	G_CBE2#	G_DEVSEL#	G_FRAME#	R
									VCC	G_CBE3#	G_AD20	G_AD19	VSS	G_AD18	T
									VCC_AGP	VSS	G_AD24	G_AD21	AD_STB1#	AD_STB1	U
									VCC	G_AD27	VCC_AGP	G_AD22	G_AD23	G_AD25	V
								VDDQ_AGP	SBA6	G_AD29	G_AD28	G_AD30	VSS	G_AD26	W
								VCC	SBA3	VSS	SBA5	SBA4	SBA7	G_AD31	Y
								VCC_AGP	SBA1	SBA2	VCC_AGP	SB_STB	SB_STB#	SBA0	AA
								VSS	RESET#	RBF#	PIPE#	ST2	VSS	WBF#	AB
				DREFCLK	VCCA_DPLL0	VCC_DVO	DVO_RCOMP	VSS	AGPBUSY#	I2C_DATA	VSS	REQ#	ST0	ST1	AC
VDD_LM	VDD_LM	VCC_LM	VCC_LM	VCC_LM	DVO_CLKIN	DVO_BLANK	VSS	VCC_GPIO	GBOUT	I2C_CLK	DDC2_DA	DDC1_DA	HSYNC	G_GNT#	AD
VDD_LM	VDD_LM	VSS	VCC_LM	VSS	VSSA_DPLL0	DVO_INTR	DVO_FIELD	DVO_D6	DVO_D7	VCC_GPIO	DDC2_CK	DDC1_CK	VSS	VSYNC	AE
VSS	VSS	VSS	VSS	VSS	VSS	VCC_DVO	DVO_HSYNC	DVO_VSYNC	VCC_DVO	VSS	VCCA_DAC	VSS	RED#	RED	AF
VSS	VSS	DQA0	DQA2	DQA4	DQA6	VSS	DVO_D2	DVO_D5	DVO_CLK#	DVO_D10	GBIN	VCCA_DAC	GREEN#	GREEN	AG
CTM	CFM#	VSS	VSS	VSS	VSS	VSS	DVO_D1	DVO_D4	VSS	DVO_D9	VSSA_DAC	BLUE#	BLUE		AH
CTM#	CFM	DQA1	DQA3	DQA5	DQA7	VSS	DVO_D0	DVO_D3	DVO_CLK	DVO_D8	DVO_D11	REFSET			AJ

VCC	VCC	VSS	VSS
VSS	VSS	VSS	VSS
VSS	VSS	VSS	VCC
VSS	VSS	VSS	VCC
VSS	VSS	VSS	VCC
VSS	VSS	VSS	VSS
VDD_LM	VDD_LM	VSS	VSS

## 7.2 Intel 830MP Chipset GMCH-M Signal List

Table 50 provides an alphabetical signal listing of the GMCH-M ballouts.

**Table 50. Intel 830MP Chipset Ballout Signal Name List**

Ball #	Signal Name
L29	AD_STB0
L28	AD_STB0#
U29	AD_STB1
U28	AD_STB1#
C1	ADS#
AC24	AGPBUSY#
K24	AGP_RCOMP
J25	AGPREF
AH28	BLUE
AH27	BLUE#
E1	BNR#
L4	BPRI#
AJ16	CFM
AH16	CFM#
AH7	CMD
R6	CPURST#
AH15	CTM
AJ15	CTM#
G5	DBSY#
AE27	DDC1_CLK
AD27	DDC1_DATA
AE26	DDC2_CLK
AD26	DDC2_DATA
J4	DEFER#
AG17	DQ_A0
AJ17	DQ_A1
AG18	DQ_A2
AJ18	DQ_A3
AG19	DQ_A4
AJ19	DQ_A5
AG20	DQ_A6
AJ20	DQ_A7
AJ11	DQ_B0
AH10	DQ_B1
AJ10	DQ_B2
AG10	DQ_B3
AJ9	DQ_B4
AG9	DQ_B5
AJ8	DQ_B6
AG8	DQ_B7
F4	DRDY#
AC19	DREFCLK
AD20	DVOA_CLKINT
AD21	DVOA_BLANK#
AG24	DVOA_CLK#
AJ24	DVOA_CLK
AJ22	DVOA_D0
AH22	DVOA_D1
AG25	DVOA_D10
AJ26	DVOA_D11
AG22	DVOA_D2
AJ23	DVOA_D3
AH23	DVOA_D4
AG23	DVOA_D5
AE23	DVOA_D6
AE24	DVOA_D7
AJ25	DVOA_D8
AH25	DVOA_D9
AE22	DVOA_FLD/STL
AF22	DVOA_HSYNC
AE21	DVOA_INTR#



AC22	DVOA_RCOMP
AF23	DVOA_VSYNC
J29	G_AD0
J28	G_AD1
L24	G_AD10
M27	G_AD11
N29	G_AD12
M25	G_AD13
N26	G_AD14
N27	G_AD15
R25	G_AD16
R24	G_AD17
T29	G_AD18
T27	G_AD19
K26	G_AD2
T26	G_AD20
U27	G_AD21
V27	G_AD22
V28	G_AD23
U26	G_AD24
V29	G_AD25
W29	G_AD26
V25	G_AD27
W26	G_AD28
W25	G_AD29
K25	G_AD3
W27	G_AD30
Y29	G_AD31
L26	G_AD4
J27	G_AD5
K29	G_AD6
K27	G_AD7
M29	G_AD8
M28	G_AD9
L27	G_C/BE0#
P29	G_C/BE1#
R27	G_C/BE2#
T25	G_C/BE3#

R28	G_DEVSEL#
R29	G_FRAME#
AD29	G_GNT#
P26	G_IRDY#
P28	G_PAR
AC27	G_REQ#
N25	G_STOP#
P27	G_TRDY#
AG26	GBIN
AD24	GBOUT
AG6	GM_GCLK
AJ6	GM_RCLK
AG29	GREEN
AG28	GREEN#
C2	GTL_RCOMP
J7	GTL_REFA
AA7	GTL_REFB
J3	HA10#
F3	HA11#
P6	HA12#
G1	HA13#
N5	HA14#
H1	HA15#
P4	HA16#
T4	HA17#
M2	HA18#
J2	HA19#
L2	HA20#
R4	HA21#
K1	HA22#
L3	HA23#
L1	HA24#
J1	HA25#
N1	HA26#
T5	HA27#
H3	HA28#
M3	HA29#
H2	HA3#

M1	HA30#
K3	HA31#
E3	HA4#
G3	HA5#
N4	HA6#
M6	HA7#
F1	HA8#
F2	HA9#
U4	HD0#
P1	HD1#
R3	HD10#
U1	HD11#
V6	HD12#
W4	HD13#
T3	HD14#
P2	HD15#
V3	HD16#
R2	HD17#
T1	HD18#
W3	HD19#
W6	HD2#
U3	HD20#
Y4	HD21#
AA3	HD22#
W1	HD23#
V1	HD24#
Y1	HD25#
Y6	HD26#
AD3	HD27#
AB4	HD28#
AB5	HD29#
U2	HD3#
V2	HD30#
Y3	HD31#
Y2	HD32#
AA4	HD33#
AA1	HD34#
AA6	HD35#

AB1	HD36#
AC4	HD37#
AA2	HD38#
AB3	HD39#
U6	HD4#
AD2	HD40#
AD1	HD41#
AC2	HD42#
AB6	HD43#
AC6	HD44#
AC1	HD45#
AF3	HD46#
AD4	HD47#
AD6	HD48#
AC3	HD49#
R1	HD5#
AH3	HD50#
AE5	HD51#
AE3	HD52#
AG2	HD53#
AF4	HD54#
AF2	HD55#
AJ3	HD56#
AE4	HD57#
AG1	HD58#
AE1	HD59#
N3	HD6#
AG4	HD60#
AH4	HD61#
AG3	HD62#
AF1	HD63#
W5	HD7#
V4	HD8#
P3	HD9#
D3	HIT#
D1	HITM#
J23	HL_RCOMP
H24	HLREF





G26	HL0
H28	HL1
H26	HL10
H29	HL2
H27	HL3
F29	HL4
F27	HL5
E29	HL6
E28	HL7
G25	HL8
G27	HL9
J6	HLOCK#
G29	HLSTRB
F28	HLSTRB#
K6	HREQ0#
M4	HREQ1#
K5	HREQ2#
K4	HREQ3#
L6	HREQ4#
AD28	HSYNC
AJ4	HTCLK
AH5	HTCLK#
G4	HTRDY#
AD25	I2C_CLK
AC25	I2C_DATA
E11	NC
E20	NC
F12	NC
F20	NC
AB26	PIPE#
AD14	RAM_REFA
AE14	RAM_REFB
AB25	RBF#
AF29	RED
AF28	RED#
AJ27	REFSET
AB24	RESET#
AG11	RQ0

AJ12	RQ1
AG12	RQ2
AH13	RQ3
AG13	RQ4
AJ13	RQ5
AG14	RQ6
AJ14	RQ7
H6	RS0#
H4	RS1#
G6	RS2#
AA27	SB_STB
AA28	SB_STB#
AA29	SBA0
AA24	SBA1
AA25	SBA2
Y24	SBA3
Y27	SBA4
Y26	SBA5
W24	SBA6
Y28	SBA7
AF7	SCK
AJ7	SIO
B16	SM_BA0
C16	SM_BA1
D19	SM_CAS#
A13	SM_CKE0
C9	SM_CKE1
C13	SM_CKE2
A9	SM_CKE3
A15	SM_CLK0
B2	SM_CLK1
B14	SM_CLK2
A3	SM_CLK3
E17	SM_CS0#
F16	SM_CS1#
D16	SM_CS2#
D15	SM_CS3#
F18	SM_DQM0

D18	SM_DQM1
D13	SM_DQM2
D12	SM_DQM3
E18	SM_DQM4
F17	SM_DQM5
F14	SM_DQM6
F13	SM_DQM7
A20	SM_MA0
B20	SM_MA1
A16	SM_MA10
C15	SM_MA11
C14	SM_MA12
B19	SM_MA2
C19	SM_MA3
A18	SM_MA4
A19	SM_MA5
C17	SM_MA6
C18	SM_MA7
B17	SM_MA8
A17	SM_MA9
D29	SM_MD0
C29	SM_MD1
C23	SM_MD10
F22	SM_MD11
B23	SM_MD12
C22	SM_MD13
E21	SM_MD14
B22	SM_MD15
C12	SM_MD16
D10	SM_MD17
C11	SM_MD18
A10	SM_MD19
D27	SM_MD2
C10	SM_MD20
C8	SM_MD21
A7	SM_MD22
E9	SM_MD23
C7	SM_MD24

E8	SM_MD25
A5	SM_MD26
F8	SM_MD27
C5	SM_MD28
D6	SM_MD29
C27	SM_MD3
B4	SM_MD30
C4	SM_MD31
E27	SM_MD32
C28	SM_MD33
B28	SM_MD34
E26	SM_MD35
C26	SM_MD36
D25	SM_MD37
A26	SM_MD38
D24	SM_MD39
A27	SM_MD4
F23	SM_MD40
A25	SM_MD41
G22	SM_MD42
D22	SM_MD43
A23	SM_MD44
F21	SM_MD45
D21	SM_MD46
A22	SM_MD47
F11	SM_MD48
A11	SM_MD49
B26	SM_MD5
B11	SM_MD50
F10	SM_MD51
B10	SM_MD52
B8	SM_MD53
D9	SM_MD54
B7	SM_MD55
F9	SM_MD56
A6	SM_MD57
C6	SM_MD58
D7	SM_MD59



E24	SM_MD6
B5	SM_MD60
E6	SM_MD61
A4	SM_MD62
D4	SM_MD63
C25	SM_MD7
E23	SM_MD8
B25	SM_MD9
A24	SM_OCLK
C20	SM_RAS#
C24	SM_RCLK
F6	SM_RCOMP
E5	SM_REFA
F24	SM_REFB
A21	SM_WE#
AC28	ST0
AC29	ST1
AB27	ST2
N6	VCC
T6	VCC
H7	VCC
K7	VCC
L7	VCC
W7	VCC
Y7	VCC
AB7	VCC
P12	VCC
R12	VCC
T12	VCC
M14	VCC
M15	VCC
M16	VCC
P18	VCC
R18	VCC
T18	VCC
H23	VCC
K23	VCC
Y23	VCC

M24	VCC
P24	VCC
T24	VCC
V24	VCC
L23	VCC_AGP
U24	VCC_AGP
J26	VCC_AGP
M26	VCC_AGP
R26	VCC_AGP
V26	VCC_AGP
AA23	VCC_AGP
AA26	VCC_AGP
AC8	VCC_CMOS
AC9	VCC_CMOS
AE7	VCC_CMOS
AF6	VCC_CMOS
AC21	VCC_DVO
AF21	VCC_DVO
AF24	VCC_DVO
AD23	VCC_GPIO
AE25	VCC_GPIO
J24	VCC_HUB
F26	VCC_HUB
AC10	VCC_LM
AC11	VCC_LM
AD11	VCC_LM
AD12	VCC_LM
AD13	VCC_LM
AD17	VCC_LM
AD18	VCC_LM
AD19	VCC_LM
AE18	VCC_LM
D5	VCC_SM
D8	VCC_SM
D11	VCC_SM
G11	VCC_SM
D14	VCC_SM
D17	VCC_SM

D20	VCC_SM
D23	VCC_SM
G23	VCC_SM
D26	VCC_SM
G10	VCC_SM
E12	VCC_SM
A8	VCC_SM
A12	VCC_SM
G7	VCCA_CPLL
AF26	VCCA_DAC
AG27	VCCA_DAC
AC20	VCCA_DPLL0
F25	VCCA_DPLL1
AE6	VCCA_HPLL
W23	VCCQ_AGP
N24	VCCQ_AGP
E15	VCCQ_SM
F7	VCCQ_SM
F15	VCCQ_SM
G19	VCCQ_SM
G20	VCCQ_SM
V14	VDD_LM
V15	VDD_LM
V16	VDD_LM
AD15	VDD_LM
AD16	VDD_LM
AE15	VDD_LM
AE16	VDD_LM
A14	VSS
B13	VSS
C3	VSS
C21	VSS
E14	VSS
F19	VSS
D2	VSS
G2	VSS
K2	VSS
N2	VSS

T2	VSS
W2	VSS
AB2	VSS
AE2	VSS
AH2	VSS
B3	VSS
E4	VSS
H5	VSS
L5	VSS
P5	VSS
U5	VSS
Y5	VSS
AC5	VSS
AF5	VSS
AJ5	VSS
B6	VSS
AH6	VSS
E7	VSS
AC7	VSS
AG7	VSS
AD8	VSS
AE8	VSS
AF8	VSS
AH8	VSS
B9	VSS
G9	VSS
AD9	VSS
AE9	VSS
AF9	VSS
AH9	VSS
E10	VSS
AD10	VSS
AE10	VSS
AF10	VSS
AE11	VSS
AF11	VSS
AH11	VSS
B12	VSS



M12	VSS
N12	VSS
U12	VSS
V12	VSS
AE12	VSS
AF12	VSS
AH12	VSS
E13	VSS
M13	VSS
N13	VSS
P13	VSS
R13	VSS
T13	VSS
U13	VSS
V13	VSS
AE13	VSS
AF13	VSS
N14	VSS
P14	VSS
R14	VSS
T14	VSS
U14	VSS
AF14	VSS
AH14	VSS
B15	VSS
N15	VSS
P15	VSS
R15	VSS
T15	VSS
U15	VSS
AF15	VSS
AG15	VSS
E16	VSS
N16	VSS
P16	VSS
R16	VSS
T16	VSS
U16	VSS

AF16	VSS
AG16	VSS
M17	VSS
N17	VSS
P17	VSS
R17	VSS
T17	VSS
U17	VSS
V17	VSS
AE17	VSS
AF17	VSS
AH17	VSS
B18	VSS
M18	VSS
N18	VSS
U18	VSS
V18	VSS
AF18	VSS
AH18	VSS
E19	VSS
AE19	VSS
AF19	VSS
AH19	VSS
AF20	VSS
AH20	VSS
B21	VSS
G21	VSS
AG21	VSS
AH21	VSS
AJ21	VSS
E22	VSS
AD22	VSS
AB23	VSS
AC23	VSS
B24	VSS
AH24	VSS
E25	VSS
H25	VSS

L25	VSS
P25	VSS
U25	VSS
Y25	VSS
AF25	VSS
AC26	VSS
B27	VSS
AF27	VSS
D28	VSS
G28	VSS
K28	VSS
N28	VSS
T28	VSS
W28	VSS
AB28	VSS
AE28	VSS
G8	VSSA_CPLL
AH26	VSSA_DAC
AE20	VSSA_DPLL0
G24	VSSA_DPLL1
AD7	VSSA_HPLL
AE29	VSYNC
E2	VTT
F5	VTT
J5	VTT
M5	VTT
R5	VTT
V5	VTT
AA5	VTT
AD5	VTT
AG5	VTT
AB29	WBF#

## 7.3 Intel 830MP Chipset Package Dimensions

Figure 15 outlines the mechanical dimensions for the Intel 830MP chipset GMCH-M. The package is a 625-ball grid array (BGA) package.

Figure 15. Intel 830MP Chipset GMCH-M Package Dimensions

