

# 576-BIT BIPOLAR RAM (64 × 9)

# 82S09/82S19 (O.C.)

## DESCRIPTION

The organization of this device allows byte storage of data, including parity. Where parity is not monitored, the ninth bit can be used as a tag or status indicator for each word stored. Ideal for scratch-pad, push-down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09/19 features open collector outputs, chip enable input, and a very low current pnp input structure to enhance memory expansion.

During Write operation, the 82S19 output goes to a "1".

The 82S09/19 is available in the commercial and military temperature ranges. For the commercial temperature ranges (0°C to +75°C) specify N82S09/19, F or N and for the military temperature range (-55°C to +125°C) specify S82S09/19 I, R or F.


## FEATURES

- Address access time:
  - N82S09: 45ns max
  - S82S09: 80ns max
  - N82S19: 35ns max
  - S82S19: 60ns max
- Write cycle time:
  - N82S09/19: 45ns max
  - S82S09: 80ns max
  - S82S19: 70ns max
- Power dissipation: 1.3mW/bit typ
- Input loading:
  - N82S09/19: -100µA max
  - S82S09/19: -150µA max
- On-chip address decoding
- Schottky clamped
- Fully TTL compatible
- 82S09 Output is Non-Blanked During Write
- 82S19 Output is Blanked During Write

## APPLICATIONS

- Buffer memory
- Control register
- FIFO memory
- Push down stack
- Scratch pad

## PIN CONFIGURATION




## TRUTH TABLE

MODE	CE	WE	IN	ON	
				82S09	82S19
Read	0	1	X	Complement of data stored	
Write "0"	0	0	0	1	1
Write "1"	0	0	1	0	1
Disabled	1	X	X	1	1

X = Don't care

## BLOCK DIAGRAM



**576-BIT BIPOLAR RAM (64 × 9)**

**82S09/82S19 (O.C.)**

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage	+7	Vdc
V <sub>IN</sub>	Input voltage	+5.5	Vdc
	Output voltage		Vdc
V <sub>OH</sub>	High	+5.5	
T <sub>A</sub>	Temperature range		°C
	Operating		
	N82S09/19	0 to +75	
	S82S09/19	-55 to +125	
T <sub>STG</sub>	Storage	-65 to +150	

**DC ELECTRICAL CHARACTERISTICS<sup>1,7</sup>** N82S09/19: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
 S82S09/19: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V

PARAMETER <sup>1</sup>	TEST CONDITIONS	N82S09/19			S82S09/19			UNIT
		Min	Typ	Max	Min	Typ	Max	
V <sub>IL</sub> V <sub>IH</sub> V <sub>IC</sub>	Input voltage Low High Clamp <sup>2</sup> V <sub>CC</sub> = Min V <sub>CC</sub> = Max V <sub>CC</sub> = Min, I <sub>IN</sub> = -12mA	2.0		.85 -1.5	2.2		.80 -1.5	V
V <sub>OL</sub>	Output voltage Low <sup>3</sup> V <sub>CC</sub> = Min, I <sub>OL</sub> = 8.0mA			0.5			0.5	V
I <sub>IL</sub> I <sub>IH</sub>	Input current Low High V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V			-100 25			-150 40	μA
I <sub>OLK</sub>	Output current Leakage <sup>4</sup> V <sub>CC</sub> = Max, V <sub>OUT</sub> = 5.5V			40			60	μA
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>5</sup> V <sub>CC</sub> = Max			190			200	mA
C <sub>IN</sub> C <sub>OUT</sub>	Capacitance Input Output V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		5 8			5 8		pF

Refer to notes on next page.

# 576-BIT BIPOLAR RAM (64 × 9)

# 82S09/82S19 (O.C.)

## AC ELECTRICAL CHARACTERISTICS<sup>7</sup>


$R_1 = 600\Omega$ ,  $R_2 = 900\Omega$ ,  $C_L = 30\text{pF}$ , for 82S09  
 $R_1 = 510\Omega$ ,  $R_2 = 750\Omega$ ,  $C_L = 30\text{pF}$ , for 82S19  
 N82S19:  $0^\circ \leq T_A \leq +75^\circ\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$   
 S82S19:  $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ ,  $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

PARAMETER	TO	FROM	N82S09			S82S09			N82S19			S82S19			UNIT
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$T_{AA}$	Access time				45			80			35			60	ns
$T_{CE}$	Chip enable				30			50			25			40	
$T_{CD}$	Disable time	Output			30			50			25			35	ns
$T_{WD}$	Valid time	Output			50			80			25			50	
$T_{WR}$	Write recovery time	Output									25			50	
$T_{WSA}$	Setup and hold time	Write enable	Address	5	5	10	20	5	5	10	10	10			ns
$T_{WHA}$	Hold time														
$T_{WSD}$	Setup time	Write enable	Data in	35	5	50	5	30	5	45	5				
$T_{WHD}$	Hold time														
$T_{WSC}$	Setup time	Write enable	$\overline{CE}$	5	5	10	10	5	5	10	10				
$T_{WHC}$	Hold time														
$T_{WP}$	Pulse width					35		50			35		50	ns	
	Write enable <sup>6</sup>														


### NOTES

- All voltage values are with respect to network ground terminal.
- Test each input one at a time.
- Measured with the logic low stored. Output sink current is supplied through a resistor to  $V_{CC}$ .
- Measured with  $V_{IH}$  applied to  $\overline{CE}$ .
- $I_{CC}$  is measured with the write enable and chip enable input grounded, all other inputs at 4.5V, and the outputs open.
- Minimum required to guarantee a Write into the slowest bit.
- The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.

## TEST LOAD CIRCUIT






## VOLTAGE WAVEFORM



576-BIT BIPOLAR RAM (64 × 9)

82S09/82S19 (O.C.)

TIMING DIAGRAMS



MEMORY TIMING DEFINITIONS

- $T_{CE}$**  Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- $T_{CD}$**  Delay between when Chip Enable becomes high and Data Output is in off state.
- $T_{AA}$**  Delay between beginning of valid Address (with Chip Enable low) and when Data Output becomes valid.
- $T_{WSC}$**  Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
- $T_{WHD}$**  Required delay between end of Write Enable pulse and end of valid Input Data.
- $T_{WP}$**  Width of Write Enable pulse.
- $T_{WSA}$**  Required delay between beginning of valid Address and beginning of Write Enable pulse.
- $T_{WSD}$**  Required delay between beginning of valid Data Input and end of Write Enable pulse.
- $T_{WD}$**  Delay between beginning of Write Enable pulse and when Data Output goes high (blanks).
- $T_{WHC}$**  Required delay between end of Write Enable pulse and end of Chip Enable.
- $T_{WHA}$**  Required delay between end of Write Enable pulse and end of valid Address.
- $T_{WR}$**  Delay between end of Write Enable pulse and when Data Output becomes valid. (Assuming address still valid.)
- $T_{WA}$**  Delay between beginning of Write Enable pulse and when data output reflects complement of data input.