DGG PACKAGE

(TOP VIEW)

SLLS268C - MARCH 1997 - REVISED MAY 1999

- 3:21 Data Channel Expansion at up to 163
 Million Bytes per Second Throughput
- Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI
- 3 Data Channels and Clock Low-Voltage Differential Channels In and 21 Data and Clock Low-Voltage TTL Channels Out
- Operates From a Single 3.3-V Supply and 250 mW (Typ)
- 5-V Tolerant SHTDN Input
- ESD Protection Exceeds 4 kV on Bus Pins
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range
 31 MHz to 68 MHz
- No External Components Required for PLL
- Open-Circuit Receiver Fail-Safe Design
- Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Improved Replacement for the DS90C562

48 VCC D17 D18 **□** 47 D16 GND [] 3 46 D15 D19 [4 45 ∏ D14 D20 | 5 44 T GND NC ∏ 6 43 D13 LVDSGND [42 VCC A0M **∏** 8 D12 40 D11 A0P **∏** 9 A1M **□** 10 39 D10 A1P **1** 11 38 | GND LVDSV_{CC} 12 37 D9 LVDSGND 13 36 VCC A2M ☐ 14 35 ∏ D8 34 D7 A2P **1** 15 CLKINM I 16 33 **∏** D6 CLKINP 17 32 | GND LVDSGND 1 18 31 D5 30 D4 PLLGND □ 19 PLLV_{CC} 20 29 **∏** D3 PLLGND **1** 21 28 VCC SHTDN [22 27 D2 CLKOUT [23 26 D1 D0 24 25 GND

NC - Not Connected

description

The SN75LVDS86 FlatLink receiver contains three serial-in 7-bit parallel-out shift registers, a $7\times$

clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage TTL (LVTTL) synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN75LVDS86 presents valid data on the falling edge of the output clock (CLKOUT).

The SN75LVDS86 requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The LVDS receivers of the SN75LVDS86 include an open-circuit fail-safe design such that when the inputs are not connected to an LVDS driver, the receiver outputs go to a low-level. This occurs even when the line is differentially terminated at the receiver inputs.


The SN75LVDS86 is characterized for operation over ambient free-air temperatures of 0°C to 70°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments Incorporated.




functional block diagram





SLLS268C - MARCH 1997 - REVISED MAY 1999







Figure 1. SN75LVDS86 Load and Shift Timing Sequences

equivalent input and output schematic diagrams





SN75LVDS86 FLATLINK™ RECEIVER

SLLS268C - MARCH 1997 - REVISED MAY 1999

NOTES: 1. All voltage values are with respect to GND unless otherwise noted.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DGG	1316 mW	13.1 mW/°C	726 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

recommended operating conditions (see Figure 2)

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	3	3.3	3.6	V
High-level input voltage, V _{IH} (SHTDN)	2			V
Low-level input voltage, V _{IL} (SHTDN)			0.8	V
Differential input voltage, V _{ID}	0.1		0.6	V
Common-mode input voltage, V _{IC} (see Figure 2 and Figure 3)			$2.4 - \frac{ V_{ID} }{2}$	V
			V _{CC} – 0.8	
Operating free-air temperature, T _A	0		70	°C

timing requirements

		MIN	NOM	MAX	UNIT
t _C	Cycle time, input clock§	14.7	t _C	32.4	ns
t _{su1}	Setup time, input (see Figure 7)	600			ps
t _{h1}	Hold time, input (see Figure 7)	600			ps

[§] Parameter t_C is defined as the mean duration of a minimum of 32 000 clock cycles.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going differential input threshold voltage				100	mV
V _{IT} _	Negative-going differential input threshold voltage [‡]		-100			mV
Vон	High-level output voltage	$I_{OH} = -4 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I _{OL} = 4 mA			0.4	V
	Quiescent current (average)	Disabled, All inputs open			280	μΑ
Icc		Enabled, AnP = 1 V, AnM = 1.4 V, $t_C = 15.38$ ns		58	72	mA
		Enabled, C _L = 8 pF, Grayscale pattern (see Figure 4), t _C = 15.38 ns		69		mA
		Enabled, C _L = 8 pF, Worst-case pattern (see Figure 5) t _C = 15.38 ns		94		mA
lН	High-level input current (SHTDN)	VIH = VCC			±20	μΑ
I _I L	Low-level input current (SHTDN)	V _{IL} = 0			±20	μΑ
II	Input current (LVDS input terminals A and CLKIN)	$0 \le V_{\parallel} \le 2.4 \text{ V}$			±20	μΑ
loz	High-impedance output current	VO = 0 or VCC			±10	μΑ

 $[\]overline{\dagger}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{su2}	Set up time, D0 – D20 valid to CLKOUT↓	$C_L = 8 pF$,	5			ns
t _{h2}	Hold time, CLKOUT↓ to D0 – D20 valid	See Figure 6	5			ns
tRSKM	Receiver input skew margin§ (see Figure 7)	$t_C = 15.38 \text{ ns } (\pm 0.2\%),$ $ \text{Input clock jitter} < 50 \text{ ps}^{\$},$	490			ps
t _d	Delay time, CLKIN↑ to CLKOUT↓ (see Figure 7)	t_{C} = 15.38 ns (±0.2%), C_{L} = 8 pF		3.7		ns
Δt _C (o)	Cycle time, change in output clock period#	$t_{\rm C}$ = 15.38 + 0.75 sin (2 π 500E3t) ±0.05 ns, See Figure 8		±80		ps
		$t_{\rm C}$ = 15.38 + 0.75 sin (2 π 3E6t) ±0.05 ns, See Figure 8		±300		
t _{en}	Enable time, SHTDN↑ to Dn valid	See Figure 9		1		ms
tdis	Disable time, SHTDN↓ to off state	See Figure 10		400		ns
t _t	Transition time, output (10% to 90% t _Γ or t _f)	C _L = 8 pF		3		ns
t _W	Pulse duration, output clock			0.43 t _C		ns

 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, TA = 25°C.



[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

[§] The parameter $t_{(RSKM)}$ is the timing margin available to the transmitter and interconnection skews and clock jitter. It is defined by $\frac{t_C}{14} - t_{su1}/t_{h1}$ [Input clock jitter] is the magnitude of the change in input clock period. # $\Delta t_{C(0)}$ is the change in the output clock period from one cycle to the next cycle observed over 15 000 cycles.

PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Definitions





Figure 3. Maximum Common-Mode Input Voltage Vs Differential Input Voltage and $V_{\hbox{\scriptsize CC}}$








NOTE A: The 16-grayscale test-pattern test device power consumption for a typical display pattern.

Figure 4. 16-Grayscale Test-Pattern Waveforms



NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVTTL outputs.

Figure 5. Worst-Case Test-Pattern Waveforms




Figure 6. Setup and Hold Time Waveforms

Tektronix D0 – D27 An Device **Tektronix** HFS9003/HFS9DG1 Under Microwave Logic Stimulus System Test Multi-BERT-100RX (repeating patterns of (DUT) **Word Error Detector** 1110111 and 0001000) **CLKIN** CLKOUT $\frac{4}{7}~^{t}c^{\;\pm\;t}\text{(RSKM)}$ (see Note A) t_{h1} tc ± t(RSKM) (see Note A) An and An **CLKIN** 7× CLK (Internal) td tw **CLKOUT** t_r < 1 ns

PARAMETER MEASUREMENT INFORMATION

NOTE A: CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is t_(RSKM).

80%

CLKIN or An

20%

tw

≈300 mV


≈-300 mV

VOL

Figure 7. Receiver Input Skew Margin, Setup/Hold Time, and Delay Time Definitions



PARAMETER MEASUREMENT INFORMATION






Figure 8. Output Clock Jitter Test Setup




Figure 10. Disable Time Waveforms

TYPICAL CHARACTERISTICS

SUPPLY CURRENT CLOCK FREQUENCY 80 75 $V_{CC} = 3.6 V$ I_{CC} - Supply Current - mA 70 65 60 $V_{CC} = 3.3 V$ 55 50 **Grayscale Data Pattern** 45 $C_L = 8 pF$ $V_{CC} = 3 V$ $T_A = 25^{\circ}C$ 40 30 40 70 f_{Clk} - Clock Frequency - MHz

Figure 11. RMS Grayscale I_{CC} vs Clock Frequency





Figure 12. Typical FlatLink PLL Characteristics



APPLICATION INFORMATION




NOTES: A. The four 100- Ω terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

Figure 13. 18-Bit Color Host to Flat Panel Display Application



APPLICATION INFORMATION



NOTES: A. The four 100- Ω terminating resistors are recommended to be 0603 types.

B. NA – not applicable, these unused inputs should be left open.

Figure 14. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application[†]
†See the *FlatLink Designer's Guide* (SLLA012) for more application information.


SLLS268C - MARCH 1997 - REVISED MAY 1999

MECHANICAL INFORMATION

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated