

September 1983

## AIRCHIL

SEMICONDUCTOR

## **MM74HC86 Quad 2-Input Exclusive OR Gate**

### **General Description**

The MM74HC86 EXCLUSIVE OR gate utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to equivalent LS-TTL gates while maintaining the low power consumption and high noise immunity characteristic of standard CMOS integrated circuits. These gates are fully buffered and have a fanout of 10 LS-TTL loads. The 74HC logic family is functionally as well as pin out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

#### **Features**

- Typical propagation delay: 9 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 µA maximum
- Low quiescent current: 20 μA maximum (74 Series)
- Output drive capability: 10 LS-TTL loads


## **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC86M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC86MX_NL	M14A	Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC86SJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC86MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC86N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HC86NX_NL	N14A	Pb-Free 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in	Tape and Reel. S	pecify by appending the suffix letter "X" to the ordering code.

Pb-Free package per JEDEC J-STD-020B

## **Connection Diagram**





Trut	h Table		
	Inp	uts	Outputs
	Α	В	Y
	L	L	L
	L	н	Н
	Н	L	Н
	н	н	1

 $Y = A \oplus B = \overline{A}B + A\overline{B}$ 

MM74HC86 Quad 2-Input Exclusive OR Gate Revised January 2005



f.dzsc.com

### Absolute Maximum Ratings(Note 1) (Note 2)

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (VIN)	$-1.5$ to $V_{CC}{+}1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (TL)	
(Soldering 10 seconds)	260°C

	Min	Max	Units	
Supply Voltage (V <sub>CC</sub> )	2	6	V	
DC Input or Output Voltage	0	V <sub>CC</sub>	V	
(V <sub>IN</sub> , V <sub>OUT</sub> )				
Operating Temperature Range $(T_A)$	-40	+85	°C	
Input Rise or Fall Times				
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns	
$V_{CC} = 4.5V$		500	ns	
$V_{CC} = 6.0V$		400	ns	
Note 1: Absolute Maximum Patings are those w	alues he	wood wh	ich dam-	

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.


## DC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> =	≥25°C	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Parameter	Conditions	*cc	Тур		Guaranteed L	imits	Units
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I <sub>OUT</sub>   ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		I <sub>OUT</sub>   ≤5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
IN	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$			1			


Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>O2</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

<sub>PHL</sub> , t <sub>PLH</sub>	ol Para	meter		Conditions	i	Тур	Guaranteed Limit	Units
	Maximum Propagat Delay	ion				12	20	ns
	lectrical Chara							
V <sub>CC</sub> = 2.0 Symbol	DV to 6.0V, $C_L = 50 \text{ pF, t}$	r = t <sub>f</sub> = 6 ns (unless othe Conditions	v <sub>cc</sub>	T <sub>A</sub> =	25°C	$T_A = -40$ to $85^{\circ}C$		5°C Unit
-				Тур	400	Guaranteed L		
HL, <sup>t</sup> PLH	Maximum Propagation		2.0V	60	120	151	179	ns
	Delay		4.5V 6.0V	12 10	24 20	30	36 30	ns
	Maximum Output Rise		6.0V 2.0V	30	20 75	26 95	30 110	ns
LH, t <sub>THL</sub>	and Fall Time		2.0V 4.5V	30 8	15	95 19	22	ns
			4.0V	7	13	16	19	ns
PD	Power Dissipation	(per gate)	5.0 V	25		10	10	pF
-	Capacitance (Note 5)	· · · · · · · · · · · · · · · · · · ·		-				
IN	Maximum Input			5	10	10	10	pF
	Capacitance							

MM74HC86







www.fairchildsemi.com

