

August 1999 Revised October 1999

# 74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

The ACT18823 contains eighteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP), Clear ( $\overline{\text{CLR}}$ ), Clock Enable ( $\overline{\text{EN}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) are common to each byte and can be shorted together for full 18-bit operation.

#### **Features**


- Broadside pinout allows for easy board layout
- Separate control logic for each byte
- Extra data width for wider address/data paths or buses carrying parity
- Outputs source/sink 24 mA
- TTL-compatible inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description
74ACT18823SSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT18823MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description				
OE <sub>n</sub>	Output Enable Input (Active LOW)				
CLR <sub>n</sub>	Clear (Active LOW)				
EN <sub>n</sub>	Clock Enable (Active LOW)				
CPn	Clock Pulse Input				
I <sub>0</sub> -I <sub>17</sub>	Inputs				
O <sub>0</sub> -O <sub>17</sub>	Outputs				

#### **Connection Diagram**



FACT™ is a trademark of Fairchild Semiconductor Corporation

#### **Functional Description**

The ACT18823 consists of eighteen D-type edge-triggered flip-flops. These have 3-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. The buffered clock (CP<sub>n</sub>) and buffered Output Enable  $(\overline{OE}_n)$  are common to all flip-flops within that byte. The flip-flops will store the state of their individual D inputs that meet set-up and hold time requirements on the LOW-to-HIGH CP<sub>n</sub> transition. With  $\overline{\text{OE}}_{\text{n}}$  LOW, the contents of the flip-flops are available at the outputs. When  $\overline{\text{OE}}_{\text{n}}$  is HIGH, the outputs go to the impedance state. Operation of the  $\overline{OE}_n$  input does not affect the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear  $(\overline{CLR}_n)$  and Clock Enable (ENn) pins. These devices are ideal for parity bus interfacing in high performance systems.

When  $\overline{\text{CLR}}_n$  is LOW and  $\overline{\text{OE}}_n$  is LOW, the outputs are LOW. When  $\overline{\text{CLR}}_n$  is HIGH, data can be entered into the flip-flops. When  $\overline{\text{EN}}_n$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the  $\overline{\text{EN}}_n$  is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

#### **Function Table**

(Note 1)

	Inputs			Internal	Internal Output		
ŌĒ	CLR	EN	СР	In	Q	O <sub>n</sub>	Function
Н	Х	L	\	L	L	Z	High Z
Н	Х	L		Н	Н	Z	High Z
Н	L	Χ	Х	Х	L	Z	Clear
L	L	Х	Х	Х	L	L	Clear
Н	Н	Н	Х	Х	NC	Z	Hold
L	Н	Н	Х	Х	NC	NC	Hold
Н	Н	L	~	L	L	Z	Load
Н	Н	L		Н	Н	Z	Load
L	Н	L		L	L	L	Load
L	Н	L	~	Н	Н	Н	Load

H= HIGH Voltage Level L= LOW Voltage Level


X= Immaterial

Z= High Impedance

NC= No Change

**Note 1:** The table represents the logic for one byte. The two bytes are independent of each other and function identically.

#### **Logic Diagrams**



#### **Absolute Maximum Ratings**(Note 2)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V

DC Input Diode Current (I<sub>IK</sub>)

 $\begin{array}{c} V_{I} = -0.5 V \\ V_{I} = V_{CC} + 0.5 V \end{array} \hspace{2cm} -20 \text{ mA} \\ +20 \text{ mA} \end{array} \label{eq:VI}$ 

DC Output Diode Current (I<sub>OK</sub>)

 $\begin{aligned} \text{V}_{\text{O}} &= -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{O}} &= \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Output Voltage (V}_{\text{O}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{aligned}$ 

DC Output Source/Sink Current ( $I_O$ )  $\pm$  50 mA

DC  $V_{CC}$  or Ground Current

Per Output Pin  $\pm$  50 mA

Junction Temperature

PDIP/SOIC  $+140^{\circ}$ C Storage Temperature  $-65^{\circ}$ C to  $+150^{\circ}$ C

# Recommended Operating Conditions

Supply Voltage (V<sub>CC</sub>) 4.5V to 5.5V

 $\begin{array}{lll} \text{Input Voltage (V_I)} & \text{OV to V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & \text{OV to V}_{\text{CC}} \end{array}$ 

Operating Temperature ( $T_A$ )  $-40^{\circ}C$  to  $+85^{\circ}C$ Minimum Input Edge Rate ( $\Delta V/\Delta t$ ) 125 mV/ns

V<sub>IN</sub> from 0.8V to 2.0V

V<sub>CC</sub> @ 4.5V, 5.5V

Note 2: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	r al allietei	(V)	Тур	Typ Guaranteed Limits		Ullits	Conditions
V <sub>IH</sub>	Minimum HIGH	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	2.0	2.0	v	or V <sub>CC</sub> -0.1V
V <sub>IL</sub>	Maximum LOW	4.5	1.5	0.8	0.8	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or V <sub>CC</sub> -0.1V
V <sub>OH</sub>	Minimum HIGH	4.5	4.49	4.4	4.4	V	I – 50 ·· A
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \mu A$
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 3)}$
V <sub>OL</sub>	Maximum LOW	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1	ı İ	10UT = 30 μA
							$V_{IN} = V_{IL}$ or $V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		$I_{OL} = 24 \text{ mA (Note 3)}$
I <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.5	±5.0	μА	$V_I = V_{IL}, V_{IH}$
	Leakage Current	5.5		10.5	15.0	μΑ	$V_O = V_{CC}$ , GND
I <sub>IN</sub>	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}$ , GND
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5		8.0	80.0	μΑ	$V_{IN} = V_{CC}$ or GND
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 4)	3.5			-75	mA	V <sub>OHD</sub> = 3.85V Min

Note 3: All outputs loaded; thresholds associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

# **AC Electrical Characteristics**

		V <sub>CC</sub>	<b>T</b> <sub>A</sub> =	+25°C	T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)	$C_L = 50 pF$		C <sub>L</sub> = 50 pF		Units
		(Note 5)	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	5.0	5.0 100		90		MHz
	Frequency	5.0	100		90		IVIT1Z
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	9.0	2.0	9.5	ns
t <sub>PLH</sub>	CP <sub>n</sub> to O <sub>n</sub>	5.0	2.0	9.0	2.0	9.5	
t <sub>PHL</sub>	Propagation Delay	5.0	2.0	9.0	2.0	9.5	ns
	CLR <sub>n</sub> to O <sub>n</sub>	5.0	2.0	9.0	2.0	9.5	115
t <sub>PZL</sub>	Output Enable Time	5.0	2.0	9.0	2.0	10.0	
t <sub>PZH</sub>		5.0	2.0	9.0	2.0	10.0	ns
t <sub>PLZ</sub>	Output Disable Time	5.0	1.5	7.0	1.5	7.5	ns
t <sub>PHZ</sub>		5.0	1.5	8.0	1.5	8.5	118

Note 5: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .


# **AC Operating Requirements**

		V <sub>cc</sub>	$T_A = +25^{\circ}C$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	(V)	$C_L = 50 \text{ pF}$	$C_L = 50 \text{ pF}$	Units	
		(Note 6)	Guaranteed Minimum			
t <sub>S</sub>	Setup Time, HIGH or LOW,	5.0	3.0	3.0	ns	
	Input to Clock	3.0	3.0	3.0	115	
t <sub>H</sub>	Hold Time, HIGH or LOW,	5.0	1.5	1.5	ns	
	Input to Clock	3.0	1.5	1.5	115	
t <sub>S</sub>	Setup Time, HIGH or LOW,	5.0	3.0	3.0	ns	
	Enable to Clock	3.0	3.0	3.0	115	
t <sub>H</sub>	Hold Time, HIGH or LOW,	5.0	1.5	1.5	ns	
	Enable to Clock	3.0	1.5	1.5	115	
t <sub>W</sub>	CP <sub>n</sub> Pulse Width,	5.0	4.0	4.0		
	HIGH or LOW	5.0	4.0	4.0	ns	
t <sub>W</sub>	CLR <sub>n</sub> Pulse Width,	5.0	4.0	4.0		
	HIGH or LOW	5.0	4.0	4.0	ns	
t <sub>rec</sub>	Recovery Time,	5.0		0.0		
	CLR <sub>n</sub> to CP <sub>n</sub>	5.0	6.0	6.0	ns	

Note 6: Voltage Range 5.0 is  $5.0V \pm 0.5V$ .

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Pin Capacitance	4.5	pF	V <sub>CC</sub> = 5.0V
C <sub>PD</sub>	Power Dissipation Capacitance	95	pF	$V_{CC} = 5.0V$



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-SYMM Ç (9.2 TYP) 8.1 6.1 ± 0.1 -B-(5.6 TYP) 4.05 □ 0.2 C B A ALL LEAD TIPS - (0.5 TYP) LAND PATTERN RECOMMENDATION △ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90) 1.1 MAX ← 0.5 TYP 0.10 ± 0.05 TYP ← 0.17 - 0.27 TYP 0.09-0.20 TYP Φ 0.13(M) A B(S) C(S) GAGE PLANE SEATING PLANE 0.60 +0.15

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

DETAIL A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

MTD56 (REV B)