




SLVS382A – JUNE 2001 – REVISED JULY 2001

# 150-mA LOW-NOISE LDO WITH IN-RUSH CURRENT CONTROL FOR USB APPLICATION

#### **FEATURES**

- 150-mA Low-Dropout Regulator
- Available in 2.5 V. 3.3 V
- Programmable Slew Rate Control
- Output Noise Typically 56 μV<sub>RMS</sub>
- Only 17 μA Quiescent Current at 150 mA
- 1 μA Quiescent Current in Standby Mode
- Dropout Voltage Typically 150 mV at 150 mA (TPS78833)
- Over Current Limitation
- –40°C to 125°C Operating Junction Temperature Range
- 5-Pin SOT-23 (DBV) Package




#### DESCRIPTION

The TPS78825 and TPS78833 are very small (SOT-23) package, low-noise LDOs that regulate the output voltage to 2.5 V and 3.3 V with input voltage ranging from 2.7 V to an absolute maximum of 13.5 V. These devices output 150 mA with a peak current of 350 mA (typ). The TPS788xx family uses the SR pin to program the output voltage slew rate to control the in-rush current. This is specifically used in the USB application where large load capacitance is present at start-up. The TPS788xx devices use only 17  $\mu A$  of quiescent current and exhibit only  $56\,\mu V_{RMS}$  of output voltage noise using a 10  $\mu F$  output capacitor.


The usual PNP pass transistor has been replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low, typically 150 mV at 150 mA of load current, and is directly proportional to the load current.

The TPS788xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1  $\mu$ A typical at T<sub>.1</sub> = 25°C.

#### QUIESCENT CURRENT



## **OUTPUT VOLTAGE, ENABLE VOLTAGE**




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### **AVAILABLE OPTIONS**

TJ	VOLTAGE	PACKAGE	PART N	SYMBOL	
400C to 4050C	2.5 V	SOT-23	TPS78825DBVT†	TPS78825DBVR <sup>‡</sup>	PGZI
-40°C to 125°C	3.3 V	(DBV)	TPS78833DBVT	TPS78833DBVR	PGTI

<sup>†</sup> The DBVT indicates tape and reel of 250 parts.

## functional block diagram



#### **Terminal Functions**

TERMINAL			DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
EN	3	I	Active low enable			
GND	2		Regulator ground			
IN	1	I	The IN terminal is the input to the device.			
OUT	5	0	The OUT terminal is the regulated output of the device.			
SR	4	ı	The SR terminal is used to control the in-rush current.			

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Input voltage range (see Note 1)	0.3 V to 13.5 V
Voltage range at EN	
Voltage on OUT	
Peak output current	Internally limited
ESD rating, HBM	
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	–40°C to 150°C
Operating ambient temperature range, T <sub>A</sub>	–40°C to 85°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## NOTE 1: All voltage values are with respect to network ground terminal.

### **DISSIPATION RATING TABLE**

BOARD	PACKAGE	$R_{ heta}$ JC	$R_{ heta JA}$	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Low K¶	DBV	65.8°C/W	259°C/W	3.9 mW/°C	386 mW	212 mW	154 mW
High K <sup>#</sup>	DBV	65.8°C/W	180°C/W	5.6 mW/°C	555 mW	305 mW	222 mW

<sup>¶</sup> The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board.

<sup>#</sup> The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.



<sup>&</sup>lt;sup>‡</sup>The DBVR indicates tape and reel of 3000 parts.

## electrical characteristics over recommended operating free-air temperature range $\overline{EN}$ = 0, $T_J$ = -40 to 125 °C, $V_I$ = $V_{O(typ)}$ + 1 V, $I_O$ = 1 mA, $C_o$ = 4.7 $\mu$ F, $C_{(SR)}$ = 0.01 $\mu$ F (unless otherwise noted)

PARAMETER	TEST CON	MIN	TYP	MAX	UNIT			
V <sub>I</sub> Input voltage (see Note 2)			2.7		10	V		
IO Continuous output current (see No			0		150	mA		
T <sub>J</sub> Operating junction temperature			-40		125	°C		
	TPS78825	T <sub>J</sub> = 25°C			2.5			
Output voltage		10 μA< I <sub>O</sub> < 150 mA, 3.5 V < V <sub>I</sub> < 10 V		2.425		2.575	v	
Output voltage	TPS78833	T <sub>J</sub> = 25°C			3.3			
		$10 \mu\text{A} < I_{\mbox{O}} < 150 \text{mA}, 3$	.8 V < V <sub>I</sub> < 10 V	3.201		3.399		
Quiescent current (GND current)		10 μA< I <sub>O</sub> < 450 mA, T	10 μA< I <sub>O</sub> < 450 mA, T <sub>J</sub> = 25°C		17		μΑ	
Quiescent current (GND current)		10 μA< I <sub>O</sub> < 150 mA				28		
Load regulation		$10 \mu A < I_O < 200 mA, T$		12		mV		
Output voltage line regulation ( $\Delta V_O/V_O$ )		$V_{O} + 1 V < V_{I} \le 10 V, T$		0.04		%/V		
(see Note 5)		$V_{O} + 1 V < V_{I} \le 10 V$			0.1	70/ V		
Output noise voltage (TPS78833)	BW = 200 Hz to 100 kF $I_O$ = 150 mA, $T_J$ = 25°C, $C_O$ = 10 $\mu$ F, $C(SR)$ = 0.47 $\mu$ F		56		μVRMS			
		$R_L = 22 \Omega$ , $C_{(byp)} =$			10			
Time, start-up (TPS78833)		$C_0 = 10 \mu F,$ $T_J = 25^{\circ}C$	$C_{(byp)} = 0.1  \mu F$		50		ms	
			$C_{(byp)} = 0.47 \mu F$		300			
Output current limit	V <sub>O =</sub> 0 V (see Note 4)			350	750	mA		
Standby current	EN = 0 V, 2.7 V < V <sub>I</sub> < 10 V			1	2	μΑ		
High level enable input voltage	2.7 V < V <sub>I</sub> < 10 V		1.7			V		
Low level enable input voltage	2.7 V < V <sub>I</sub> < 10 V				0.9	V		
Input current (EN)	EN = 0		-1		1	μΑ		
Power supply ripple rejection	TPS78833	$f = 1 \text{ kHz},$ $T_J = 25^{\circ}\text{C},$ $C_0 = 10 \mu\text{F}$	$C(SL) = 0.01 \mu F,$ $I_O = 150 \text{ mA},$		70		dB	
Dropout voltage (see Note 6)	TPS78833	$I_O = 150 \text{ mA}, T_J = 25^{\circ}\text{C}$			150		mV	
Diopout voltage (see Note o)	11 37 0033	I <sub>O</sub> = 150 mA				300	IIIV	

NOTES: 2. To calculate the minimum input voltage for your maximum output current, use the following formula:  $V_I(min) = V_O(max) + V_{DO}(max load)$ 

- 3. Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.
- 4. The minimum IN operating voltage is 2.7 V or V<sub>O(typ)</sub> + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 200 mA.
- 5. If  $V_0 \le 2.5 \text{ V}$  then  $V_{lmin} = 2.7 \text{ V}$ ,  $V_{lmax} = 5.5 \text{ V}$ :

Line regulation (mV) 
$$= (\%/V) \times \frac{V_O(V_{lmax} - 2.7 V)}{100} \times 1000$$

If  $V_O > 2.5 \text{ V}$  then  $V_{Imin} = V_O + 1 \text{ V}$ ,  $V_{Imax} = 5.5 \text{ V}$ .


6. IN voltage equals  $V_{O}(typ) - 100 \text{ mV}$ 



T<sub>A</sub> – Free-Air Temperature – °C

Figure 7

#### TYPICAL CHARACTERISTICS





f - Frequency - Hz


Figure 8

t - Time - ms

Figure 9

#### **TYPICAL CHARACTERISTICS**

## **OUTPUT VOLTAGE, ENABLE VOLTAGE**



TYPICAL REGIONS OF STABILITY

EQUIVALENT SERIES RESISTANCE (ESR)

vs





Figure 13

TYPICAL REGIONS OF STABILITY EQUIVALENT SERIES RESISTANCE (ESR)



#### APPLICATION INFORMATION

The TPS788xx family of low-dropout (LDO) regulators has been optimized for use in battery-operated equipment. It features extremely low dropout voltages, low output noise, low quiescent current (17  $\mu$ A typically), and enable inputs to reduce supply currents to 1  $\mu$ A when the regulator is turned off. A typical application circuit is shown in Figure 15.




Figure 15. Typical Application Circuit

### external capacitor requirements

Although not required, a  $0.047-\mu F$  or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS788xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS788xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7  $\mu\text{F}$ . The ESR (equivalent series resistance) of the capacitor should be between 0.2  $\Omega$  and 10  $\Omega$ . to ensure stability. Capacitor values larger than 4.7  $\mu\text{F}$  are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7  $\mu\text{F}$  are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7  $\mu\text{F}$  surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer ceramic capacitors may have very small equivalent series resistances and may thus require the addition of a low value series resistor to ensure stability.

#### **CAPACITOR SELECTION**

PART NO.	MFR.	VALUE	MAX ESR <sup>†</sup>	SIZE $(H \times L \times W)^{\dagger}$
T494B475K016AS	Kemet	4.7 μF	1.5 Ω	$1.9\times3.5\times2.8$
195D106x0016x2T	Sprague	10 μF	1.5 Ω	$1.3\times7.0\times2.7$
695D106x003562T	Sprague	10 μF	1.3 Ω	$2.5\times7.6\times2.5$
TPSC475K035R0600	AVX	4.7 μF	0.6 Ω	$2.6\times6.0\times3.2$

<sup>†</sup> Size is in mm. The ESR maximum resistance is in Ohms at 100 kHz and  $T_A = 25^{\circ}C$ . Contact the manufacturer for the minimum ESR values.



#### APPLICATION INFORMATION

#### external capacitor requirements (continued)

The external bypass capacitor, used in conjunction with an internal resistor to form a low-pass filter, should be a low ESR ceramic capacitor. For example, the TPS78833 exhibits only  $56\,\mu\text{V}_{RMS}$  of output voltage noise using a 0.01  $\mu\text{F}$  ceramic bypass capacitor and a 10- $\mu\text{F}$  ceramic output capacitor. Note that the output will start up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 150-k $\Omega$  resistor and external capacitor.

### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{A,IA}}$$

Where:

T<sub>.</sub>Imax is the maximum allowable junction temperature.

R<sub>0.JA</sub> is the thermal resistance junction-to-ambient for the package, see the dissipation rating table.

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

#### regulator protection

The TPS788xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.


The TPS788xx features internal current limiting and thermal protection. During normal operation, the TPS78833 limits output current to approximately 350 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.



## **MECHANICAL DATA**

## DBV (R-PDSO-G5)

## **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265