AT29C040

See AT29C040A

4 Megabit

(512K x 8)

**PEROM** 

5-Volt Only

**CMOS Flash** 

For New Designs

#### 查询AT29C040-15FM供应商

捷多邦,专业PCB打样工厂

, 24小时加急出货

Note:

#### Features

- Fast Read Access Time 120 ns
- Five-Volt-Only Reprogramming
- Sector Program Operation

Single Cycle Reprogram (Erase and Program)

1024 Sectors (512 bytes/sector)

Internal Address and Data Latches for 512 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Two 16KB Boot Blocks with Lockout
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current

100 uA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs

### Description

The AT29C040 is a five-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its four megabit of memory is organized as 524,288 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 120 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA. The device endurance is such that any sector can typically be written to in excess of 10,000 times. The programming algorithm is compatible with other devices in Atmel's five-volt-only Flash PEROM family.

To allow for simple in-system reprogrammability, the AT29C040 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C040 is performed on a sector basis: 512 bytes of data are loaded into the device and then

(continued)

## **Pin Configurations**

Pin Name	Function
A0 - A18	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

**TSOP Top View** 

Type 1		
NC NC 0 1 2 A11 A9 tra 4 3 A14 A13 tra 6 5 A14 A13 tra 6 6 7 WE VCC tra 10 1 A15 A12 tra 14 13 A15 A12 tra 14 13 A15 A13 tra 15 A15 A13 tra 15 A15 A15 Tra 15 A1	40 39 39 38 37 36 35 30 31 30 39 39 39 39 39 39 39 39 39 39 39 39 39	NC OE NC OE NC OE NC OE NC NC NC NC NC OE NC OE NC NC OE NC

DIP, Flatpack Top View






#### **Description** (Continued)

simultaneously programmed. Optionally, the sector size can also be 256 bytes to be compatible with the Atmel AT29C040A. The AT29C040A has a smaller sector size (i.e. 256 bytes), and lower power dissipation than the AT29C040. A 4 megabit system should be designed for either the AT29C040 and the forthcoming AT29C040A by using the AT29C040/AT29C040A Flow Chart shown later in this data sheet. For easier readibility, only the 512 byte sector will be referred to in this data sheet.

During a reprogram cycle, the address locations and 512 byte of data are internally latched, freeing the address and data be for other operations. Following the initiation of a program cycle the device will automatically erase the sector and then program the latched data using an internal control timer. The end of program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.





#### **Device Operation**

READ: The AT29C040 is accessed like an EPROM. When  $\overline{CE}$  and  $\overline{OE}$  are low and  $\overline{WE}$  is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever  $\overline{CE}$  or  $\overline{OE}$  is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 512 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high. The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 us of the last low to high transition, the load period will end and the internal programming period will start. A9 to A18 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A8 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and

for the duration of twc, a read operation will effectively be polling operation.

SOFTWARE DATA PROTECTION: A software controlle data protection feature is available on the AT29C040. Once the software protection is enabled a software algorithm must be is sued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a se ries of three program commands to specific addresses with spe cific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All softwar program commands must obey the sector program timing spec ifications. Once set, the software data protection feature remain active unless its disable command is issued. Power transition will not reset the software data protection feature, however the software feature will guard against inadvertent program cycle during power transitions.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of two, a read operation will effectively be a pollin operation.

After the software data protection's three-byte command code given, a byte load is performed by applying a low pulse on the  $\overline{WE}$  or  $\overline{CE}$  input with  $\overline{CE}$  or  $\overline{WE}$  low (respectively) and  $\overline{OE}$  high The address is latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , which ever occurs last. The data is latched by the first rising edge of  $\overline{CE}$  or  $\overline{WE}$ . The 512 bytes of data must be loaded into each sector b

(continued

AT29C040

#### **Device Operation (Continued)**

the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C040 in the following ways: (a) V<sub>CC</sub> sense—if V<sub>CC</sub> is below 3.8 V (typical), the program function is inhibited. (b) V<sub>CC</sub> power on delay—once V<sub>CC</sub> has reached the V<sub>CC</sub> sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit—holding any one of  $\overline{\text{OE}}$  low,  $\overline{\text{CE}}$  high or  $\overline{\text{WE}}$  high inhibits program cycles. (d) Noise filter—pulses of less than 15 ns (typical) on the  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C040 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C040 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed,

I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a six-byte software code. Please see Software Chip Erase application note for details.

BOOT BLOCK PROGRAMMING LOCKOUT: The AT29C040 has two designated memory blocks that have a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. Each of these blocks consists of 16K bytes; the programming lockout feature can be set independently for either block. While the lockout feature does not have to be activated, it can be activated for either or both blocks.

These two 16K memory sections are referred to as boot blocks. Secure code which will bring up a system can be contained in a boot block. The AT29C040 blocks are located in the first 16K bytes of memory and the last 16K bytes of memory. The boot block programming lockout feature can therefore support systems that boot from the lower addresses of memory or the higher addresses. Once the programming lockout feature has been activated, the data in that block can no longer be erased or programmed; data in other memory locations can still be changed through the regular programming methods. To activate the lockout feature, a series of seven program commands to specific addresses with specific data must be performed. Please see Boot Block Lockout Feature Enable Algorithm.

If the boot block lockout feature has been activated on either block, the chip erase function will be disabled.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine whether programming of either boot block section is locked out. See Software Product Identification Entry and Exit sections. When the device is in the software product identification mode, a read from location 00002H will show if programming the lower address boot block is locked out while reading location FFFF2H will do so for the upper boot block. If the data is FE, the corresponding block can be programmed; if the data is FF, the program lockout feature has been activated and the corresponding block cannot be programmed. The software product identification exit mode should be used to return to standard operation.

### **Absolute Maximum Ratings\***

Temperature Under Bias55°C	to +125°C
Storage Temperature65°C	to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground	to +6.25 V
All Output Voltages with Respect to Ground0.6 V to V	√ <sub>CC</sub> +0.6 V
Voltage on OE with Respect to Ground0.6 V	to +13.5 V

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions	
Cin	4	6	pF	V <sub>IN</sub> = 0 V	
Cout	8	12	pF	Vout = 0 V	

Note: 1. This parameter is characterized and is not 100% tested.

## D.C. and A.C. Operating Range

		AT29C040-12	AT29C040-15	AT29C040-20
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%

### **Operating Modes**

Mode	CE	ŌĒ	WE	Ai	l/O
Read	VIL	ViL	ViH	Ai	Dout
Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	DIN
Standby/Write Inhibit	VIH	X <sup>(1)</sup>	Х	X	High Z
Program Inhibit	Х	Х	ViH		
Program Inhibit	Х	VIL	Х		
Output Disable	X	ViH	Х		High Z
Product Identification			Moderate	A1-A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IL</sub>	Manufacturer Code <sup>(4)</sup>
Hardware	VIL	VIL	ViH	A1-A18 = V <sub>IL</sub> , A9 = V <sub>H</sub> , <sup>(3)</sup> A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>
Software <sup>(5)</sup>				A0 = VIL	Manufacturer Code <sup>(4)</sup>
Software				A0 = V <sub>IH</sub>	Device Code <sup>(4)</sup>

Notes: 1. X can be VIL or VIH.

- 2. Refer to A.C. Programming Waveforms.
- 3.  $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$ .

- 4. Manufacturer Code: 1F, Device Code: 5B
- 5. See details under Software Product Identification Entry/Exit.

#### **D.C. Characteristics**


Symbol	Parameter	Condition		Min	Max	Units
ILI	Input Load Current	VIN = 0 V to VCC			10	μΑ
ILO	Output Leakage Current	V <sub>I/O</sub> = 0 V to V <sub>CC</sub>			10	μΑ
,	V Oteradhu Ourrest CNOC	CE = Vcc - 0.3V to Vcc	Com.		100	μΑ
I <sub>SB1</sub>	Vcc Standby Current CMOS	CE = VCC - 0.3V to VCC	Ind.		300	μА
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current TTL	CE = 2.0 V to V <sub>CC</sub>			3	mA
Icc	Vcc Active Current	f = 5 MHz; lout = 0 mA			50	mA
VIL	Input Low Voltage				0.8	٧
ViH	Input High Voltage			2.0		٧
Vol	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			.45	٧
Vон1	Output High Voltage	I <sub>OH</sub> = -400 µA		2.4		٧
V <sub>OH2</sub>	Output High Voltage CMOS	$I_{OH} = -100  \mu A;  V_{CC} = 4.5  V$	1	4.2		٧

AT29C040 =

#### A.C. Read Characteristics

		AT29C040-12		AT29C040-15		AT29C040-20		1
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
tACC	Address to Output Delay		120		150		200	ns
	CE to Output Delay		120		150		200	ns
toe (2)	OE to Output Delay	0	50	0	70	0	80	ns
t <sub>DF</sub> (3,4)	CE or OE to Output Float	0	30	0	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0	,	0		0		ns


## A.C. Read Waveforms<sup>(1,2,3,4)</sup>



#### Notes:

- CE may be delayed up to t<sub>ACC</sub> t<sub>CE</sub> after the address transition without impact on t<sub>ACC</sub>.
- OE may be delayed up to t<sub>CE</sub> t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub> or by t<sub>ACC</sub> - t<sub>OE</sub> after an address change without impact on t<sub>ACC</sub>.
- 3.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$  whichever occurs first  $(C_L=5pF)$ .
- 4. This parameter is characterized and is not 100% tested.

### Input Test Waveforms and Measurement Level



### **Output Test Load**









## A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tсн	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	10		ns
twph	Write Pulse Width High	100	-	ns

# A.C. Byte Load Waveforms- WE Controlled



# A.C. Byte Load Waveforms- CE Controlled




AT29C040

## **Program Cycle Characteristics**

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	10		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns

# Program Cycle Waveforms<sup>(1, 2, 3, 4)</sup>




Notes: 1. The waveforms shown are for a 512 byte sector. A 256 byte sector can also be used with A0 through A7 specifying the byte address and A8 through A18 specifying the sector address.

- 2. For a 512K byte sector, A9 through A18 must specify the sector address during each high to low transition of WE (or CE).
- 3.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 4. All bytes that are not loaded within the sector being programmed will be erased to FF.






# Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 512 or 256 bytes of data MUST BE loaded for a 512 or 256 byte sector, respectively.

### Software Data Protection Disable Algorithm (1)



# Software Protected Program Cycle Waveform (1, 2, 3, 4)



Notes: 1. The waveforms shown are for a 512 byte sector. A 256 byte sector can also be used with A0 through A7 specifying the byte address and A8 through A18 specifying the sector address.

- For a 512 byte sector, A9 through A18 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.
  - 3.  $\overline{OE}$  must be high when  $\overline{WE}$  and  $\overline{CE}$  are both low.
- 4. All bytes that are not loaded within the sector being programmed will be erased to FF.

AT29C040

5-84

107

i

98


# Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See to spec in A.C. Read Characteristics.

### **Data Polling Waveforms**




# Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DH</sub>	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay <sup>(2)</sup>				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

# Toggle Bit Waveforms (1,2,3)



Notes: 1. Toggling either  $\overline{OE}$  or  $\overline{CE}$  or both  $\overline{OE}$  and  $\overline{CE}$  will operate toggle bit. The toehp specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






# Software Product Identification Entry (1)



# Software Product (1)




Notes for software product identification:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2.  $A1 A18 = V_{1L}$

Manufacture Code is read for A0 = V<sub>IL</sub>; Device Code is read for A0 = V<sub>IH</sub>.

- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1F Device Code: 5B


# Boot Block Lockout Feature Enable Algorithm (1)



Notes for boot block lockout feature enable:

- Data Format: I/O7 I/O0 (Hex);
   Address Format: A14 A0 (Hex).
- 2. Lockout feature set on lower address boot block.
- 3. Lockout feature set on higher address boot block.

# AT29C040 and AT29C040A Software Flow Chart



# **Ordering Information**

tACC	Icc (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
120	50	0.1	AT29C040-12DC AT29C040-12PC AT29C040-12TC	32D6 32P6 40T	Commercial (0° to 70°C)
120	50	0.3	AT29C040-12DI AT29C040-12PI	32D6 32P6	Industrial (-40° to 85°C)
150	50	0.1	AT29C040-15DC AT29C040-15PC AT29C040-15TC	32D6 32P6 40T	Commercial (0° to 70°C)
150	50	0.3	AT29C040-15DI AT29C040-15FI AT29C040-15PI	32D6 32F 32P6	Industrial (-40° to 85°C)
200	50	0.1	AT29C040-20DC AT29C040-20PC	32D6 32P6	Commercial (0° to 70°C)
200	50	0.3	AT29C040-20DI AT29C040-20FI AT29C040-20PI	32D6 32F 32P6	Industrial (-40° to 85°C)

	Package Type					
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32F	32 Lead, Non-Windowed, Ceramic Bottom-Brazed Flat Package (Flatpack)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
40T	40 Lead, Thin Small Outline Package (TSOP)					

