PROGRAMMABLE TIMER



The HEF4541B is a programmable timer which consists of a 16-stage binary counter, an integrated oscillator to be used with external timing components, an automatic power-on reset and output control logic. The frequency of the oscillator is determined by the external components R_t and C_t within the frequency range 1 Hz to 100 kHz. This oscillator may be replaced by an external clock signal at input RS, the timer advances on the positive-going transition of RS. A LOW on the auto reset input (\overline{AR}) and a LOW on the master reset input (MR) enables the internal power-on reset. A HIGH level at input MR resets the counter independent on all other inputs. Resetting disables the oscillator to provide no active power dissipation.

A HIGH at input \overline{AR} turns off the power-on reset to provide a low quiescent power dissipation of the timer. The 16-stage counter divides the oscillator frequency by 2^8 , 2^{10} , 2^{13} or 2^{16} depending on the state of the address inputs (A₀, A₁). The divided oscillator frequency is available at output O. The phase input (PH) features a complementary output signal. If the mode select input (MODE) is LOW or HIGH the timer can be used respectively as a single transition timer or 2^n frequency divider.





Fig. 2 Pinning diagram.



see Family Specifications



FREQUENCY SELECTION TABLE

A ₀	Α1	number of counter stages n	$\frac{f_{osc}}{f_{out}} = 2^n$
L	L	13	8 192
L	Н	10	1 024
Н	L	8	256
Н	Н	16	65 536

FUNCTION TABLE

		input	3	mode			
ĀR	MR	РН	MODE				
H L X	L L H L	× × ×	X X X H	auto reset disabled auto reset enabled master reset active normal operation selected			
××	L	X	L X	division to output single-cycle mode* output initially LOW, after reset			
×	L	Н	×	output initially HIGH,			


H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage)

X = state is immaterial

^{*} The timer is initialized on a reset pulse and the output changes state after 2ⁿ⁻¹ counts and remains in that state (latched). Reset of this latch is obtained by master reset or by a LOW to HIGH transition on the MODE input.

HEF4541B msi

RC oscillator



Typical formula for oscillator frequency:

$$f_{\rm osc} = \frac{1}{2.3 \times R_{\rm t} \times C_{\rm t}}$$

Fig. 4 External component connection for RC oscillator; $R_S \approx 2R_t$.

Timing component limitations

The oscillator frequency is mainly determined by R_tC_t , provided $R_t << R_S$ and $R_SC2 << R_tC_t$. The function of R_S is to minimize the influence of the forward voltage across the input protection diodes on the frequency. The stray capacitance C2 should be kept as small as possible. In consideration of accuracy, C_t must be larger than the inherent stray capacitance. R_t must be larger than the LOCMOS 'ON' resistance in series with it, which typically is 500 Ω at V_{DD} = 5 V, 300 Ω at V_{DD} = 10 V and 200 Ω at V_{DD} = 15 V.

The recommended values for these components to maintain agreement with the typical oscillation formula are:

 $C_{t} \geqslant$ 100 pF, up to any typical value, 10 k $\Omega \leqslant$ R $_{t} \leqslant$ 1 M $\!\Omega .$




Fig. 5 RC oscillator frequency as a function of R_t and C_t at V_{DD} = 5 to 15 V; T_{amb} = 25 °C.

 $\begin{array}{ll} ---- & C_t \text{ curve at } R_t = 56 \text{ k}\Omega; \text{ R}_S = 120 \text{ k}\Omega. \\ --- & R_t \text{ curve at } C_t = 1 \text{ nF}; \text{ R}_S = 2R_t. \end{array}$




Fig. 6 Frequency deviation (Δf) as a function of ambient temperature; referenced at : f_{osc} at T_{amb} = 25 ^{o}C and V_{DD} = 10 V.

D.C. CHARACTERISTICS

 $V_{SS} = 0 V$

	V _{DD}	VOL	Voн	symbol	T _{amb} (°C)							
	V	V	V		-40		+ 2 5			+ 85		
					min.	max.	min.	typ.	max.	min.	max.	
Supply current	5				_	80		20	80	_	230	μΑ
power-on reset	10			ID		750		250	600	_	700	
enabled (note)	15				_	1600	_	500	1300	_	1500	
Supply voltage for automatic reset initialization (note)				V _{DD}	_	-	8,5	5	-	-	-	v
Output current	5		4,6		0,5	_	0,4	_		0,3	_	mA
HIGH; CTC, RTC	10		9,5	-!он	1,4	_	1,2		_	0,95	_	mΑ
	15		13,5	0	4,8	_	4,0	_	-	3,2		mΑ
	5		2,5	-1он	1,4	_	1,2		_	0,95		mA
Output current	5	0,4			0,33		0,27	_	_	0,20	_	mA
LOW; C _{TC} , R _{TC}	10	0,5		loL	1,00	_	0,85			0,68	_	mA
	15	1,5			3,20		2,70			2,30		mΑ

All inputs at 0 V or V_{DD} , except input \overline{AR} = input MR = 0 V (power-on reset active).

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{o}\text{C}$; input transition times $\leq 20 \text{ ns}$

	V _{DD} V	typical formula for P (μW)*
Dynamic power dissipation per package	5 10	1300 f _i + f _o C _L V _{DD} ² 5300 f _i + f _o C _L V _{DD} ²
(P)	15	$12000f_{i} + f_{o}C_{L}V_{DD}^{2}$
Total power dissipation	5	$1300 f_{osc} + f_o C_L V_{DD}^2 + 2C_t V_{DD}^2 f_{osc} + 10 V_{DD}$
when using the	10	$5300f_{\rm osc} + f_{\rm o}C_{\rm L}V_{\rm DD}^2 + 2C_{\rm t}V_{\rm DD}^2f_{\rm osc} + 100V_{\rm DD}$
on-chip oscillator (P)	15	$12000f_{\rm osc} + f_{\rm o}C_{\rm L}V_{\rm DD}^2 + 2C_{\rm t}V_{\rm DD}^2f_{\rm osc} + 400V_{\rm DD}$

^{*} where:

f_i = input frequency (MHz)

f_O = output frequency (MHz) C_L = load capacitance (pF)

V_{DD}= supply voltage (V)

C_t = timing capacitance (pF) f_{osc} = oscillator frequency (MHz)

A.C. CHARACTERISTICS

 V_{SS} = 0 V; T_{amb} = 25 °C; C_L = 50 pF; input transition times \leqslant 20 ns

	V _{DD}	symbol	min.	typ.	max.		typical extrapolation formula
Propagation delays RS — O							
2 ⁸ selected HIGH to LOW LOW to HIGH	5 10 15	tphl;		375 150 110	750 300 220	ns	348 ns + (0,55 ns/pF) C _L 139 ns + (0,23 ns/pF) C _L 102 ns + (0,16 ns/pF) C _L
RS → O 2 ¹⁰ selected	5			425	850		_
HIGH to LOW LOW to HIGH	10 15	^t PHL; ^t PLH		165 120	330 240	ns	398 ns + (0,55 ns/pF) C _L 154 ns + (0,23 ns/pF) C _L 112 ns + (0,16 ns/pF) C _L
RS 0 2 ¹³ selected HIGH to LOW LOW to HIGH	5 10 15	^t PHL; ^t PLH		510 190 135	1020 380 270	ns	483 ns + (0,55 ns/pF) C _L 179 ns + (0,23 ns/pF) C _L 127 ns + (0,16 ns/pF) C _L
RS → O 2 ¹⁶ selected HIGH to LOW LOW to HIGH	5 10 15	tpHL;		575 210 150	1150 420 300	ns ns	548 ns + (0,55 ns/pF) C _L 199 ns + (0,23 ns/pF) C _L 142 ns + (0,16 ns/pF) C _L
Minimum clock pulse width; LOW	5 10 15	^t WRSL	60 30 24	30 15 12	000	ns ns ns	142 lis 1 (0,10 lis/pr / C[
Minimum reset pulse width; HIGH	5 10 15	^t WMRH	60 30 24	30 15 12		ns ns ns	
Maximum clock pulse frequency	5 10 15	f _{max}	8 15 18	16 30 36		MHz MHz MHz	
Oscillator frequency	5 10 15	fosc		90 90 90		kHz kHz kHz	$R_t = 5 k\Omega$ $C_t = 1 nF$ $R_S = 10 k\Omega$
Oscillator frequency	5 10 15	f _{osc}		8 8 8		kHz kHz kHz	$R_t = 56 \text{ k}\Omega$ $C_t = 1 \text{ nF}$ $R_S = 120 \text{ k}\Omega$