

## 18.1 Absolute Maximum Ratings

Table 18-1 lists the absolute maximum ratings.

**Table 18-1 Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	-0.3 to +0.7	V
Programming voltage	V <sub>PP</sub>	-0.3 to +13.5	V
Input voltage (except port 6)	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Input voltage (port 6)	V <sub>IN</sub>	-0.3 to AV <sub>CC</sub> + 0.3	V
Analog supply voltage	AV <sub>CC</sub>	-0.3 to +7.0	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AV <sub>CC</sub> + 0.3	V
Operating temperature	T <sub>OPR</sub>	Regular specifications: -20 to +75 Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>STG</sub>	-55 to +125	°C

Note: Permanent damage to the chip may result if the absolute maximum ratings shown in table 18-1 are exceeded.

## 18.2 Electrical Characteristics

### 18.2.1 DC Characteristics

Table 18-2 lists the DC characteristics.

**Table 18-2 DC Characteristics**Conditions:  $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%^{*1}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ , $T_a = -20 \text{ to } 75^\circ\text{C}$  (Regular specifications) $T_a = -40 \text{ to } 85^\circ\text{C}$  (Wide-range specifications)

Item	Symbol	min	typ	max	Unit	Test Conditions
Input high voltage	<u>RES, MD<sub>2</sub>,</u> <u>MD<sub>1</sub>, MD<sub>0</sub></u>	<u><math>V_{IH}</math></u>	$V_{CC} - 0.7$	—	$V_{CC} + 0.3$	V
	<u>EXTAL</u>		$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$	V
	<u>Port 6</u>		2.2	—	$AV_{CC} + 0.3$	V
	<u>Other input pins (except port 5)</u>		2.2	—	$V_{CC} + 0.3$	V
Input low voltage	<u>RES, MD<sub>2</sub>,</u> <u>MD<sub>1</sub>, MD<sub>0</sub></u>	<u><math>V_{IL}</math></u>	-0.3	—	0.5	V
	<u>Other input pins (except port 5)</u>		-0.3	—	0.8	
Schmitt trigger input voltage	Port 5	<u><math>VT^-</math></u>	1.0	—	2.5	V
		<u><math>VT^+</math></u>	2.0	—	3.5	V
		<u><math>VT^+ - VT^-</math></u>	0.4	—	—	V
Input leakage current	<u>RES</u>	$I_{in}$	—	—	10.0	$\mu\text{A}$
	<u>NMI, MD<sub>2</sub>,</u> <u>MD<sub>1</sub>, MD<sub>0</sub>,</u>		—	—	1.0	$\mu\text{A}$
	<u>Port 6</u>		—	—	1.0	$\mu\text{A}$
						$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
Leakage current in 3-state (off state)	Port 7, ports 5 to 1	$I_{TSI}$	—	—	1.0	$\mu\text{A}$
						$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
Input pull-up MOS current	Ports 3 and 4	$-I_P$	50	—	200	$\mu\text{A}$
Output high voltage	All output pins	<u><math>V_{OH}</math></u>	$V_{CC} - 0.5$	—	—	V
			3.5	—	—	V
						$I_{OH} = -200 \mu\text{A}$
						$I_{OH} = -1 \text{ mA}$
Output low voltage	All output pins (except RES)	<u><math>V_{OL}</math></u>	—	—	0.4	V
	Port 3		—	—	1.0	V
			—	—	1.2	V
						$I_{OL} = 1.6 \text{ mA}$
	RES		—	—	0.4	V
						$I_{OL} = 2.6 \text{ mA}$
Input capacitance	RES	<u><math>C_{in}</math></u>	—	—	60	pF
	NMI		—	—	30	pF
	All input pins except RES		—	—	15	pF
						$T_a = 25^\circ\text{C}$



**Table 18-2 DC Characteristics (cont)**

Item		Symbol	Test				Conditions
			min	typ	max	Unit	
Current dissipation*	Normal operation	I <sub>CC</sub>	—	20	30	mA	f = 6 MHz
			—	25	40	mA	f = 8 MHz
			—	30	50	mA	f = 10 MHz
			—	12	20	mA	f = 6 MHz
			—	16	25	mA	f = 8 MHz
	Sleep mode		—	20	30	mA	f = 10 MHz
			—	0.01	5.0	μA	
	Standby		—	0.01	5.0	μA	
			—	0.01	5.0	μA	
			—	0.01	5.0	μA	
RAM standby voltage		V <sub>RAM</sub>	2.0	—	—	V	

Note: AV<sub>CC</sub> must be connected to a power supply even when the A/D converter is not used.

\* Current dissipation values assume that V<sub>IH</sub> min = V<sub>CC</sub> - 0.5 V, V<sub>IL</sub> max = 0.5 V, all output pins are in the no-load state, and all MOS input pull-ups are off.

**Table 18-3 Allowable Output Current Sink Values**

Conditions: V<sub>CC</sub> = AV<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = AV<sub>SS</sub> = 0 V,


T<sub>A</sub> = -20 to 75°C (Regular specifications)

T<sub>A</sub> = -40 to 85°C (Wide-range specifications)


Item		Symbol	min	typ	max	Unit
Allowable output low current sink (per pin)	Port 3	I <sub>OL</sub>	—	—	10	mA
	RES		—	—	2.6	mA
	Other output pins		—	—	2.0	mA
Allowable output low current sink (total)	Port 3, total of 8 pins	Σ I <sub>OL</sub>	—	—	40	mA
	Total of all other output pins		—	—	80	mA
Allowable output high current sink (per pin)	All output pins	-I <sub>OH</sub>	—	—	2.0	mA
Allowable output high current sink (total)	Total of all output pins	Σ -I <sub>OH</sub>	—	—	40	mA

Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current sink values in table 18-3. In particular, when driving a Darlington transistor pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 18-1 and 18-2.





**Figure 18-1 Example of Circuit for Driving a Darlington Transistor Pair**



**Figure 18-2 Example of Circuit for Driving an LED**

### 18.2.2 AC Characteristics

The AC characteristics of the H8/520 chip are listed in three tables. Bus timing parameters are given in table 18-4, control signal timing parameters in table 18-5, and timing parameters of the on-chip supporting modules in table 18-6. See figure 18-3 for the output load circuit.

**Table 18-4 Bus Timing**

Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $\phi = 0.5 \text{ to } 10 \text{ MHz}$ ,  $V_{SS} = 0 \text{ V}$

$T_a = -20 \text{ to } 75^\circ\text{C}$  (Regular specifications)

$T_a = -40 \text{ to } 85^\circ\text{C}$  (Wide-range specifications)

Item	Symbol	6 MHz		8 MHz		10 MHz		Unit	Test Conditions
		min	max	min	max	min	max		
Clock cycle time	$t_{cyc}$	166.7	2000	125	2000	100	2000	ns	See figure 18-4
Clock pulse width low	$t_{CL}$	65	—	45	—	35	—	ns	
Clock pulse width high	$t_{CH}$	65	—	45	—	35	—	ns	
Clock rise time	$t_{cr}$	—	15	—	15	—	15	ns	
Clock fall time	$t_{cf}$	—	15	—	15	—	15	ns	
Address delay time	$t_{AD}$	—	70	—	60	—	55	ns	
Address hold time	$t_{AH}$	30	—	25	—	20	—	ns	
RD delay time 1	$t_{RDD1}$	—	70	—	60	—	40	ns	
RD delay time 2	$t_{RDD2}$	—	70	—	60	—	50	ns	
WR delay time 1	$t_{WRD1}$	—	70	—	60	—	50	ns	
WR delay time 2	$t_{WRD2}$	—	70	—	60	—	50	ns	
Write data strobe pulse width	$t_{DSWW}$	200	—	150	—	120	—	ns	
Address setup time 1	$t_{AS1}$	25	—	20	—	15	—	ns	
Address setup time 2	$t_{AS2}$	105	—	80	—	65	—	ns	See figure 18-4
Read data setup time	$t_{RDS}$	60	—	50	—	40	—	ns	

**Table 18-4 Bus Timing (cont)**

Item	Symbol	6 MHz		8 MHz		10 MHz		Unit	Test Conditions
		min	max	min	max	min	max		
Read data hold time	trDH	0	—	0	—	0	—	ns	See figure 18-4
Read data access time	tACC	—	280	—	190	—	160	ns	
Write data delay time	twDD	—	70	—	60	—	60	ns	
Write data setup time	twDS	30	—	15	—	10	—	ns	
Write data hold time	twDH	30	—	25	—	20	—	ns	
Wait setup time	twTS	40	—	40	—	40	—	ns	See figure 18-5
Wait hold time	twTH	10	—	10	—	10	—	ns	

**Table 18-5 Control Signal Timing**

Conditions: VCC = 5.0 V ± 10%, φ = 0.5 to 10 MHz, VSS = 0 V

Ta = -20 to 75°C (Regular specifications)

Ta = -40 to 85°C (Wide-range specifications)

Item	Symbol	6 MHz		8 MHz		10 MHz		Unit	Test Conditions
		min	max	min	max	min	max		
RES setup time	tRESS	200	—	200	—	200	—	ns	See figure 18-6
RES pulse width 1*	tRESW1	6.0	—	6.0	—	6.0	—	tcyc	
RES pulse width 2*	tRESW2	520	—	520	—	520	—	tcyc	
RES output delay time	tRESD	—	100	—	100	—	100	ns	See figure 18-7
RES output pulse width	tRESOW	132	—	132	—	132	—	tcyc	
Mode programming setup time	tMDS	4.0	—	4.0	—	4.0	—	tcyc	See figure 18-6
NMI setup time	tNMIS	150	—	150	—	150	—	ns	See figure 18-8
NMI hold time	tNMIH	10	—	10	—	10	—	ns	
IRQ0 setup time	tIRQ0S	50	—	50	—	50	—	ns	
IRQ1 to IRQ7 setup time	tIRQ1S	50	—	50	—	50	—	ns	
IRQ1 to IRQ7 hold time	tIRQ1H	10	—	10	—	10	—	ns	
NMI pulse width (for recovery from software standby mode)	tNMIW	200	—	200	—	200	—	ns	
A/D trigger setup time	tTRGS	50	—	50	—	50	—	ns	See figure 18-18
A/D trigger hold time	tTRGH	10	—	10	—	10	—	ns	
Crystal oscillator settling time (reset)	tosc1	20	—	20	—	20	—	ms	See figure 18-9
Crystal oscillator settling time (software standby)	tosc2	10	—	10	—	10	—	ms	See figure 17-1

Note: \* tRESW2 applies when the RSTOE bit in the reset control/status register (RSTCR) is set to 1. tRESW1 applies when RSTOE is cleared to 0. tRESW1 also applies at power-up.

**Table 18-6 Timing Conditions of On-Chip Supporting Modules**


Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $\phi = 0.5 \text{ to } 10 \text{ MHz}$ ,  $V_{SS} = 0 \text{ V}$

$T_a = -20 \text{ to } 75^\circ\text{C}$  (Regular specifications)

$T_a = -40 \text{ to } 85^\circ\text{C}$  (Wide-range specifications)

Item	Symbol	6 MHz		8 MHz		10 MHz		Unit	Test Conditions
		min	max	min	max	min	max		
FRT	Timer output delay time	t <sub>FTOD</sub>	—	100	—	100	—	100	ns
	Timer input setup time	t <sub>FTIS</sub>	50	—	50	—	50	—	ns
	Timer clock input setup time	t <sub>FTCS</sub>	50	—	50	—	50	—	ns
	Timer clock pulse width	t <sub>FTCW</sub>	1.5	—	1.5	—	1.5	—	t <sub>cyc</sub>
TMR	Timer output delay time	t <sub>TMOD</sub>	—	100	—	100	—	100	ns
	Timer clock input setup time	t <sub>TMCS</sub>	50	—	50	—	50	—	ns
	Timer clock pulse width	t <sub>TMCW</sub>	1.5	—	1.5	—	1.5	—	t <sub>cyc</sub>
	Timer reset input setup time	t <sub>TMRS</sub>	50	—	50	—	50	—	ns
SCI	Input clock cycle (Async)	t <sub>Scyc</sub>	2	—	2	—	2	—	t <sub>cyc</sub>
	(Sync)		4	—	4	—	4	—	t <sub>cyc</sub>
	Input clock pulse width	t <sub>Sckw</sub>	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>Scyc</sub>
	Transmit data delay time (Sync)	t <sub>txD</sub>	—	100	—	100	—	100	ns
Ports	Receive data setup time (Sync)	t <sub>rxS</sub>	100	—	100	—	100	—	ns
	Receive data hold time (Sync)	t <sub>rxH</sub>	—	100	—	100	—	100	ns
	Output data delay time	t <sub>PWD</sub>	—	100	—	100	—	100	ns
	Input data setup time	t <sub>PRS</sub>	50	—	50	—	50	—	ns
	Input data hold time	t <sub>PRH</sub>	50	—	50	—	50	—	ns

- Measurement Conditions for AC Characteristics



**Figure 18-3 Output Load Circuit**

### 18.2.3 A/D Converter Characteristics

Table 18-7 lists the characteristics of the on-chip A/D converter.

**Table 18-7 (1) A/D Converter Characteristics**

Conditions:  $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  
 $T_a = -40 \text{ to } 85^\circ\text{C}$  (Wide-range specifications)

Item	6 MHz			8 MHz			10 MHz			Unit
	min	typ	max	min	typ	max	min	typ	max	
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time	—	—	23.0	—	—	17.25	—	—	13.8	μs
Analog input capacitance	—	—	20	—	—	20	—	—	20	pF
Allowable signal-source impedance	—	—	10	—	—	10	—	—	10	kΩ
Nonlinearity error	—	—	±2.0	—	—	±2.0	—	—	±2.0	LSB
Offset error	—	—	±2.0	—	—	±2.0	—	—	±2.0	LSB
Full-scale error	—	—	±2.0	—	—	±2.0	—	—	±2.0	LSB
Quantizing error	—	—	±0.5	—	—	±0.5	—	—	±0.5	LSB
Absolute accuracy	—	—	±2.5	—	—	±2.5	—	—	±2.5	LSB

**Table 18-7 (2) A/D Converter Characteristics**

Conditions:  $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  
 $T_a = -20 \text{ to } 75^\circ\text{C}$  (Regular specifications)

Item	6 MHz			8 MHz			10 MHz			Unit
	min	typ	max	min	typ	max	min	typ	max	
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time	—	—	23.0	—	—	17.25	—	—	13.8	μs
Analog input capacitance	—	—	20	—	—	20	—	—	20	pF
Allowable signal-source impedance	—	—	10	—	—	10	—	—	10	kΩ
Nonlinearity error	—	—	±3.5	—	—	±3.5	—	—	±3.5	LSB
Offset error	—	—	±3.5	—	—	±3.5	—	—	±3.5	LSB
Full-scale error	—	—	±3.5	—	—	±3.5	—	—	±3.5	LSB
Quantizing error	—	—	±0.5	—	—	±0.5	—	—	±0.5	LSB
Absolute accuracy	—	—	±4.0	—	—	±4.0	—	—	±4.0	LSB

## 18.3 MCU Operational Timing

This section provides the following timing charts:

- |   |                         |
|---|-------------------------|
| 18.3.1 Bus timing                       | Figures 18-4 and 18-5   |
| 18.3.2 Control Signal Timing            | Figures 18-6 to 18-8    |
| 18.3.3 Clock Timing                     | Figure 18-9             |
| 18.3.4 I/O Port Timing                  | Figure 18-10            |
| 18.3.5 16-Bit Free-Running Timer Timing | Figures 18-11 and 18-12 |
| 18.3.6 8-Bit Timer Timing               | Figures 18-13 to 18-15  |
| 18.3.7 SCI Timing                       | Figures 18-16 and 18-17 |

### 18.3.1 Bus Timing

#### 1. Basic Bus Cycle (without Wait States) in Expanded Modes




Figure 18-4 Basic Bus Cycle (without Wait States) in Expanded Modes

## 2. Basic Bus Cycle (with 1 Wait State) in Expanded Modes




Figure 18-5 Basic Bus Cycle (with 1 Wait State) in Expanded Modes

### 18.3.2 Control Signal Timing

#### 1. Reset Input Timing




Figure 18-6 Reset Input Timing

#### 2. Reset Output Timing




Figure 18-7 Reset Output Timing

#### 3. Interrupt Input Timing




Figure 18-8 Interrupt Input Timing

### 18.3.3 Clock Oscillator Stabilization Timing




Figure 18-9 Clock Oscillator Stabilization

#### 18.3.4 I/O Port Timing




Figure 18-10 I/O Port Input/Output Timing



### 18.3.5 16-Bit Free-Running Timer Timing

#### 1. Free-Running Timer Input/Output Timing




Figure 18-11 Free-Running Timer Input/Output Timing

#### 2. External Clock Input Timing for Free-Running Timers




Figure 18-12 External Clock Input Timing for Free-Running Timers

### 18.3.6 8-Bit Timer Timing

#### 1. 8-Bit Timer Output Timing




Figure 18-13 8-Bit Timer Output Timing

#### 2. 8-Bit Timer Clock Input Timing




Figure 18-14 8-Bit Timer Clock Input Timing

#### 3. 8-Bit Timer Reset Input Timing




Figure 18-15 8-Bit Timer Reset Input Timing



### 18.3.7 Serial Communication Interface Timing




Figure 18-16 SCI Input Clock Timing




Figure 18-17 SCI Input/Output Timing (Synchronous Mode)

### 18.3.8 A/D External Trigger Input Timing




Figure 18-18 A/D External Trigger Input Timing

T-90-20

## Appendix F Package Dimensions

Figure F-1 shows the dimensions of the DC-64S package. Figure F-2 shows the dimensions of the DP-64S package. Figure F-3 shows the dimensions of the FP-64A package. Figure F-4 shows the dimensions of the CP-68 package.




Figure F-1 Package Dimensions (DC-64S)




Figure F-2 Package Dimensions (DP-64S)






Figure F-3 Package Dimensions (FP-64A)




Figure F-4 Package Dimensions (CP-68)