查询CD4572UB供应商 TEXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS090

CD4572UB Types

J=A 1 16 V_{DO} K=B 3 13 P=G-H C 6 7 10 E V_{SS} 8 9 M=E

FUNCTIONAL DIAGRAM

CMOS Hex Gate


Four Inverters, One 2-Input NOR Gate, One 2-Input NAND Gate

Features:


- Pin 7 NOR input positioned adjacent to Vss for easy use of gate as an inverter
- Pin 15 NAND input positioned adjacent to V_{DD} for easy use of gate as an inverter
- Standard symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

■CD4572UB Hex Gate provides the system designer with direct implementation of inverter, NAND, and NOR functions and supplements the existing family of CMOS gates.

The CD4572UB devices meet all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."



The CD4572UB types are supplied in 16-lead dual-in-line ceramic packages (D and F suffixes), a 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).



TERMINAL ASSIGNMENT




Fig. 1 - Schematic diagram of one of four identical inverters.




Fig. 2 - Schematic diagram for the 2-input NOR gate.




Fig. 3 - Schematic diagram for the 2-input NAND gate.



MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

Voltages referenced to VSS Terminal)

-0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS

-0.5V to VDD +0.5V
DC INPUT CURRENT, ANY ONE INPUT

POWER DISSIPATION PER PACKAGE (PD):

For TA = -55°C to +100°C

For TA = +100°C to +125°C

Device DISSIPATION PER OUTPUT TRANSISTOR

FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)

OPERATING-TEMPERATURE RANGE (Ta)

STORAGE TEMPERATURE RANGE (Tstg)

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

+265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM	UNITS	
CHARACIERISTIC	Min.	Max.	ONTI
Supply-Voltage Range (For TA=Full Package-Temperature Range)	3	18	V

്ടെ ഒരു പുന്നുന്നത് വരുന്നെ ഉള്ളത്തെ വിശ്നായുന്ന നിന്നു അവരുന്നുന്നുന്നു. അവരുന്നു വിശ്നായില് വിശ്നായ് നിന്ന് വേണ്ട് എന്നു ആഴില് ഇനു നിന്നുന്നു അതിന്റെ നിയുക്കുന്നുന്നു. അതിനെ നിന്ന് അവരുന്നു വിശ്നായിരുന്നു വിശ്നായ് നിന് വെൽക്കുക്കുന്നുന്നു അതിന്റെ വിശ്നായിരുന്നു നിന്നു അതിനെ നിന്നും അതിന്റെ വിശ്നായിരുന്നു. അതിനെ നിന്ന് അവരുന്നു

STATIC ELECTRICAL CHARACTERISTICS

	T CONDITIONS										
	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	V _O (V)	VIN (V)	V _{DD} (V)							UNITS	
								+25			
				-55	-40	+85	+125	Min.	Тур.	Max.	
	I	0, 5	5	0.25	0.25	7.5	7.5	-	0.01	0.25	
Quiescent Device		0, 10	10	0.5	0.5	15	15		0.01	0.5	μΑ
Current, IDD Max.	_	0, 15	15	1	1	30	30	_	0.01	1	
	_	0, 20	20	5	5	150	150	_	0.02	5	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1,		
(Sink) Current	0.5	0, 10	10	1.6	1.5	1,1	0.9	1.3	2.6	_	
lo _L Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	. –	
Output High	4.6	0, 5	5	-0:64	-0.61	-0.42	-0.36	-0.51	-1 :	_	m 1
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		- mA
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	. —	
I _{OH} Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:		0, 5	5	0.05 0.05 0.05 4.95 9.95 14.95				0	0.05		
Low-Level,		0, 10	10				_	0	0.05		
Vol Max.		0, 15	15					0	0.05		
Output Voltage:	_	0, 5	5				4.95	5			
High-Level,		0, 10	10				9.95	10	_		
Von Min.	_	0, 15	15				14.95	15	_		
Input Low	0.5, 4.5		5		•			-		1	v
Voltage,	1, 9		10			2		_	_	2	
VIL Max.	1.5, 13.5	_	15		2.	5		_	_	2.5	
Input High	0.5, 4.5		5		-	1		4		_	
Voltage,	1, 9	_	10			3		8	_		
V _{IH} Min.	1.5, 13.5		15	12.5			12.5	_	_		
Input Current,	_	0, 18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ



DYNAMIC ELECTRICAL CHARACTERISTICS at TA=25°C, Input t_r, t_f =20 ns, CL=50 pF, RL=200 K Ω

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LINUTE			
		V _{DD} (V)	Min.	Тур.	Max.	UNITS	
Propagation Delay Time		5	T	100	200		
	t _{PHL} , t _{PLH}	10		55	110	- ns	
<u> </u>		15		40	85		
Transition Time	t _{THL} , t _{TLH}	5		100	200		
		10	_	50	100		
		15	1 –	40	80		
Input Capacitance	Cin	Any Input		10	15	pF	




Fig. 4 - Typical output low (sink) current characteristics.




Fig. 6 - Typical output high (source) current characteristics.




Fig. 8 - Minimum and maximum inverter voltage transfer characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 7 - Minimum output high (source) current characteristics.




Fig. 9 - Typical inverter voltage transfer characteristics as a function of temperature.

12 May 880




Fig. 10 - Typical inverter current and voltage transfer characteristics.




Fig. 12 - Typical transition time vs. load capacitance.





Fig. 14 - Typical dynamic power dissipation vs. frequency.



function of load capacitance.




Fig. 13 - Typical propagation delay time vs. supply voltage.





Fig. 15 - Variation of normalized propagation delay time (tehl and telh) with supply voltage.






Fig. 17 - Noise immunity test circuit.




Fig. 18 - Input leakage current test circuit.





Fig. 19 - Transition times and propagation delay times, combination logic.



ego நிருந்து நிருந்து நடிக்கு இரு **Dimensions and pad layout for CD4572ÜBH.** நிருக்கு நிருந்து கையி<mark>ருந்திர்கள் கூர</mark>ம்

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10°3 inch).



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

