TTL 查询SN74LS424供应商 MSI

捷多邦,专业PC时样工厂424(TIM8224) TWO-PHASE CLOCK GENERATOR/DRIVER

BULLETIN NO. DL-S 12475, OCTOBER 1976-REVISED AUGUST 1977


- Designed to be Interchangeable With Intel 8224
- Single-Chip Clock Driver With Self-Contained Oscillator
- Specifically Designed to Drive All 8080A Microprocessors

description

This clock generator is capable of driving 12-volt lines. It contains a crystal-controlled oscillator, a divide-by-nine clock phase generator, two high-level drivers, and auxiliary circuitry.

The internal oscillator is designed to operate with fundamental-mode crystals, or with overtone-mode crystals when using a parallel-tuned circuit connected to the tank terminal, pin 13. The oscillator output appears on pin 12 and drives the divide-by-nine counter. The $\div 9$ clock phase generator output consists of phases $\phi 2$ for driving MOS inputs and $\phi 2$ TTL for driving TTL. Three other TTL outputs, status strobe, reset, and ready, are coupled to the divide-by-nine counter. A sync input from the 8080A is AND'ed with $\phi 1A$ to produce the status strobe signal through an output NOR gate. The reset input works on a voltage-level basis by use of a Schmitt


J OR N PACKAGE (TOP VIEW)




trigger. A rising voltage waveform is triggered at a particular voltage. A synchronized ready output is obtained by clocking with a \$\phi 2\$ signal.


The SN74LS424 is characterized for operation over the temperature range of 0° C to 70° C.

functional block diagram



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)								_															7 1.	,
Supply voltage, VDD								•		•	•	•	•	•	•	•	•	•	•			•	. , v	
Input voltages forms		•	 •	•	•	•	•	٠	٠.	•	•		٠			•	٠	٠					17 V	1
Input voltages (sync, reset, ready)																					_		. 7 V	ŗ
Operating free-air temperature range, Ta	4							_													n°c	٠ ٠ ٠	70°C	
Storage temperature range	•						•	•		•	•	•	•		•	•	•	•	•	٠	.o. C	, 10	70 C	•
aga amparataro rango		•	 •	•			•			•										-65	i⁻C 1	to 1	50°C	;

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
Supply voltage, V _{DD}	11.4	12	12.6	V
Ready input setup time, t _{Su} (RDYIN)	$50 - \frac{4t_{c}}{9}$			ns
Ready input hold time, th(RDYIN)	4t _C .		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns
Operating free-air temperature range, TA	0	25	70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		Т	EST CONDITION	NS	MIN	TYP‡	MAX	UNIT
		Reset input				2.6			1
V _{IH}	High-level input voltage	All others	1			2			\ \
VIL	Low-level input voltage							0.8	V
$V_{T^+} - V_{T^-}$	Hysteresis	Reset input				0.25			V
	lanut alama voltano	•	14 4 35 14	V _{DD} = 11.4 V	l ₁ = -5 mA			-1	V
VIK	Input clamp voltage		VCC - 4.75 V,	V DD - 11.4 V	I _I ≈ -18 mA		-	-1.5	1 °
		φ1, φ2			1 1000	9.4	10.4		
Vон	High-level output voltage	Ready, reset	V _{CC} ≈ 4.75 V,	V _{DD} = 11.6 V	I _{OH} = -100 μA	3.6	3.9		\ \
		Others	1		I _{OH} = -1 mA	2.4	0.8 -1 -1.5 10.4 3.9 3.1 0.2 0.45 0.25 0.45 100 10 -0.25	1	
	Low-level output voltage	φ1, φ2, reset,	V _{CC} = 4.75 V,		1 2 E m A			0.45	
VOL		status strobe		$V_{DD} = 11.4 V$	I _{OL} = 2.5 mA		0,2	0,45	V
		φ2 TTL, osc	1,		IOL = 15 mA		0,25	0.8 -1 -1.5 10.4 3.9 3.1 0.2 0.45 100 10 -0.25 -60 70 115 6 12	1
	Input current at	!	V	V = 12.6 V	V 7.V			100	
Ц	maximum input voltage		V _{CC} = 5.25 V,	V = / V			100	μΑ	
Чн	High-level input current		V _{CC} = 5.25 V,	V _{DD} = 12.6 V,	V _I = 5.25 V			10	μА
1 _{IL}	Low-level input current		V _{CC} = 5.25 V,	V _{DD} = 12.6 V,	V _I = 0.4 V			-0.25	mA
	Short-circuit	All except	V _{CC} = 5 V, V _{DD} = 12 V		40				
os	circuit current §	φ1, φ2	VCC = 5 V,	v _{DD} = 12 v		-10	0.25 0.45 100 μ, 10 μ, -0.25 m -60 m	mA	
¹cc	Supply current from V _{CC}		V _{CC} = 5.25 V,	V _{DD} = 12 V			70	115	mA
¹ DD	Supply current from V _{DD}		V _{DD} = 12.6 V,	V _{CC} = 5 V,	See Note 2		6	12	mA
	Input capacitance		V _{CC} = 5 V,	5 V , $\text{V}_{DD} = 12 \text{ V}$, $\text{V}_{I} = 2.5 \text{ V}$,					
Ci			f = 1 MHz,		See Note 2			8	pF

 $^{^{\}ddagger}AII$ typical values are at V_{CC} = 5 V, V_{DD} = 12 V, T_A = 25°C.

 $[\]S$ Not more than one output should be shorted at a time, $\phi 1$ and $\phi 2$ do not have short-circuit protection.

NOTE 2: ICC and IDD are measured with outputs disabled and open.

REVISED AUGUST 1977


switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, T_A = 25°C, see figure 1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum oscillator frequency		27			MHz
tc(osc)	Oscillator cycle time			t _c †	-	ns
^t w(φ1)	Pulse width, φ1 high	φ1 and φ2:	$\frac{2t_{c}}{9} - 20$, , , , , , , , , , , , , , , , , , ,	ns
^t w(φ2)	Pulse width, φ2 high	C _L = 20 pF to 110 pF, See Figure 2	$\frac{5t_c}{9} - 35$			ns
tw(SS)	Pulse width, status strobe low	φ2 TTL:	t _c - 15			ns
^t r(φ)	Rise time, clock outputs	$C_L = 30 \text{ pF}, R1 = 300 \Omega,$			20	ns
t _f (φ)	Fall time, clock outputs	R2 = 600 Ω , See Figure 3			20	ns
^t φ1L,φ2H	Delay time, φ1 low to φ2 high	Status Strobe:	0			ns
^t φ2L,φ1H	Delay time, $\phi2$ low to $\phi1$ high	$C_L = 15 \text{ pF}, R1 = 2 \text{ k}\Omega,$	$\frac{2t_{c}}{9} - 30$		- 12 //-	ns
^t φ1H,φ2H	Delay time, φ1 high to φ2 high	R2 = 4 k Ω , See Figure 3	2tc 9		$\frac{2t_{c}}{9} + 20$	ns
		OSC, Ready, Reset:			-	
^t φ2,φ2Τ	Delay time, $\phi2$ to $\phi2$ TTL	$C_L = 10 \text{ pF}, R1 = 2 \text{ k}\Omega,$ $R2 = 4 \text{ k}\Omega, \text{See Figure 3}$	-5		15	ns
^t ¢2H,SSL	Delay time, φ2 high to status strobe low	January, Georgian G	$\frac{6t_{C}}{9}-50$		6t _c 9	ns
^t RV, φ2L	Delay time, ready or reset output valid to phase 2 low		$\frac{4t_{c}}{9} - 25$			ns

 $^{^{\}dagger}~\mathsf{t_c} = \mathsf{t_c}(\phi 1) = \mathsf{t_c}(\phi 2)$

EXAMPLE: switching times for f_{osc} = 20 MHz ($t_{c(\phi 1)} = t_{c(\phi 2)} = 450$ ns)

	PARAMETER .	TEST CONDITIONS	MIN	TYP MAX	UNIT
fosc	Oscillator frequency			20	MHz
tc(osc)	Oscillator cycle time			50	ns
^t w(φ1)	Pulse width, φ1 high		80		ns
^t w(φ2)	Pulse width, φ2 high		215		ns
tw(SS)	Pulse width, status strobe		35		ns
^t φ1L,φ2H	Delay time, ϕ 1 low to ϕ 2 high	Same as above	0		ns
^t φ2L,φ1H	Delay time, $\phi 2$ low to $\phi 1$ high		70		ns
^t φ1H,φ2H	Delay time, $\phi 1$ high to $\phi 2$ high		100	120	ns
^t φ2H,SSL	Delay time, φ2 high to status strobe low		250	300	ns
^t RV,¢2L	Delay time, ready or reset output valid to φ2 low		175		ns



NOTE: Transistion times, pulse widths, and interpulse relationships are distorted in this diagram in order to define various intervals, See Figure 5 for correct relative relationships.

VOLTAGE WAVEFORMS FIGURE 1



TYPICAL APPLICATION DATA

The 'LS424 is a single-chip clock generator/driver for 8080A CPU's, furnishing three clocks (ϕ 1, ϕ 2 and ϕ 2 TTL), status strobe, reset, and ready signals. The 'LS424 contains a crystal-controlled oscillator, a divide-by-nine counter, two high-level drivers, and several auxiliary logic functions. Figure 4 is a functional block diagram of the SN74LS424. Figure 5 shows the relationship between ϕ 1, ϕ 2, and the oscillator frequency period.

oscillator

A high order of clock frequency stability is provided by use of an external quartz crystal to set the oscillator frequency which is nine times the operating frequency of the 8080A. The quartz crystal is operated in a series-resonant mode. A fundamental-mode crystal requires no auxiliary circuitry, but an overtone-mode crystal requires an ac-coupled parallel-resonant circuit to be connected to the tank connection (pin 13). The parallel-resonant circuit, tuned to the oscillator frequency, compensates for the lower Q of the overtone-mode crystal. The required size of the circuit components can be calculated from $f = 1/2\pi\sqrt{LC}$ where f is the oscillator frequency, L is inductance value, and C is capacitance value. Figure 6 shows an ac-coupled parallel-tuned circuit used with the SN74LS424.

clock phase generator

The divide-by-nine clock phase generator contains a divide-by-nine counter, logic required to shape the clock pulses as shown under parameter measurement information, gates and flip-flops to generate auxiliary signals, and output drivers. The divide-by-nine counter waveforms are combined with gates to form a ϕ 1 pulse with a width of two periods of the oscillator frequency, repeating at intervals of nine oscillator periods. Similarly, the ϕ 2 pulse, having a width of five oscillator frequency periods, is formed lagging the ϕ 1 pulse by two oscillator periods.

 ϕ 1 and ϕ 2 outputs are provided by high-level drivers for direct connection to the 8080A CPU. ϕ 2 TTL is derived in a manner similar to ϕ 1 and ϕ 2, but the output driver output is at TTL voltage levels. The ϕ 2 TTL pulse width is the same as ϕ 2. A ϕ 2 TTL application is clocking in direct memory access activities. Figure shows the 'LS424 connected to an 8080A, quartz crystal, and LC circuits.

status strobe

The 8080A CPU puts status information on its data bus at the beginning of each machine cycle that defines the nature of the machine operation for that cycle. A sync signal from the 8080A is gated by an internal timing signal (ϕ 1A) and becomes a status strobe to notify system components that the status data is present on 8080A status output lines. The status strobe signal connects directly to the 'S428 system controller.

The status strobe signal is alternatively generated by the reset input. An external RC series network connected to V_{CC} and the reset input will provide a rising voltage waveform when V_{CC} is turned on. An internal Schmitt trigger circuit generates a sharp, fast-rising waveform when the reset input reaches a particular voltage value. The Schmitt trigger is connected to the D input of a flip-flop clocked by ϕ 2D. When power is turned on, the combination of internal and external circuitry will produce a status strobe signal. A manual reset switch can be connected as in figure 6 to the RC network to produce reset and status strobe signals for the 8080A.

The ready signal indicates to the 8080A that an external device has completed transfer of data to or from the data bus. A ready signal input to the 'LS424 drives the D input of a flip-flop clocked by an internal ϕ 2D signal. Timing requirements of the 8080A machine cycle are met by the synchronization with the system clocks provided by the flip-flop. This implementation saves about 200 ns of system time during memory cycles (as contrasted with generating a "wait request" within the 8080A's MOS logic) since the bipolar logic of the 'LS424 has much less delay.

TYPICAL APPLICATION DATA

