# INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# 74HC/HCT4520 Dual 4-bit synchronous binary counter

Product specification
File under Integrated Circuits, IC06

December 1990







# **Dual 4-bit synchronous binary counter**

# 74HC/HCT4520

#### **FEATURES**

· Output capability: standard

I<sub>CC</sub> category: MSI

# **GENERAL DESCRIPTION**

The 74HC/HCT4520 are high-speed Si-gate CMOS devices and are pin compatible with the "4520" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4520 are dual 4-bit internally synchronous binary counters with an active HIGH clock input (nCP<sub>0</sub>) and an active LOW clock input (n $\overline{CP}_1$ ), buffered outputs

from all four bit positions ( $nQ_0$  to  $nQ_3$ ) and an active HIGH overriding asynchronous master reset input (nMR).

The counter advances on either the LOW-to-HIGH transition of  $nCP_0$  if  $nCP_1$  is HIGH or the HIGH-to-LOW transition of  $nCP_1$  if  $nCP_0$  is LOW. Either  $nCP_0$  or  $nCP_1$  may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on nMR resets the counter ( $nQ_0$  to  $nQ_3$  = LOW) independent of  $nCP_0$  and  $nCP_1$ .

#### **APPLICATIONS**

- · Multistage synchronous counting
- · Multistage asynchronous counting
- · Frequency dividers

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STINIBUL	PARAIMETER	CONDITIONS	НС	нст	UNII	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> , nCP <sub>1</sub> to nQ <sub>n</sub>	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	24	24	ns	
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>		13	13	ns	
f <sub>max</sub>	maximum clock frequency		68	64	MHz	
Cı	input capacitance		3.5	3.5	pF	
C <sub>PD</sub>	power dissipation capacitance per counter	notes 1 and 2	29	24	pF	

# Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

 $f_0$  = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

 $V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ 

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$ 

#### ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# Dual 4-bit synchronous binary counter


# 74HC/HCT4520

# **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 9	1CP <sub>0</sub> , 2CP <sub>0</sub>	clock inputs (LOW-to-HIGH, edge-triggered)
2, 10	1 <del>CP</del> <sub>1</sub> , 2 <del>CP</del> <sub>1</sub>	clock inputs (HIGH-to-LOW, edge-triggered)
3, 4, 5, 6	1Q <sub>0</sub> to 1Q <sub>3</sub>	data outputs
7, 15	1MR, 2MR	asynchronous master reset inputs (active HIGH)
8	GND	ground (0 V)
11, 12, 13, 14	2Q <sub>0</sub> to 2Q <sub>3</sub>	data outputs
16	V <sub>CC</sub>	positive supply voltage








\_

# Dual 4-bit synchronous binary counter

# 74HC/HCT4520



# **FUNCTION TABLE**

nCP <sub>0</sub>	n <del>CP</del> <sub>1</sub>	MR	MODE			
$\uparrow$	Н	L	counter advances			
L	$\downarrow$	L	counter advances			
$\downarrow$	X	L	no change			
X	1	L	no change			
<b>↑</b>	L	L	no change			
Н	$\downarrow$	L	no change			
X	X	Н	$Q_0$ to $Q_3 = LOW$			

# **Notes**


1. H = HIGH voltage level


L = LOW voltage level

X = don't care

↑ = LOW-to-HIGH clock transition

 $\downarrow$  = HIGH-to-LOW clock transition







4

# Dual 4-bit synchronous binary counter

74HC/HCT4520

# **DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# **AC CHARACTERISTICS FOR 74HC**

 $\mathsf{GND} = 0 \; \mathsf{V}; \; \mathsf{t_f} = \mathsf{t_f} = \mathsf{6} \; \mathsf{ns}; \; \mathsf{C_L} = \mathsf{50} \; \mathsf{pF}$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
0)/4501		74HC									
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(,,	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> to nQ <sub>n</sub>		77 28 22	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>n</sub>		77 28 22	240 48 41		300 60 51		360 72 61	ns	2.0 4.5 6.0	Fig.8
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>		44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.8
t <sub>W</sub>	clock pulse width HIGH or LOW	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.7
t <sub>W</sub>	master reset pulse width HIGH	120 24 20	39 14 11		150 30 26		180 36 31		ns	2.0 4.5 6.0	Fig.7
t <sub>rem</sub>	removal time nMR to nCP <sub>0</sub> ; nCP <sub>1</sub>	0 0 0	-28 -10 -8		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.7
t <sub>su</sub>	set-up time nCP <sub>1</sub> to nCP <sub>0</sub> ; nCP <sub>0</sub> to nCP <sub>1</sub>	80 16 14	14 5 4		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	6.0 30 35	19 58 69		4.8 24 28		4.0 20 24		MHz	2.0 4.5 6.0	Fig.7



\_

# Dual 4-bit synchronous binary counter

74HC/HCT4520

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

# Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$nCP_0$ , $n\overline{CP}_1$	0.80
nMR	1.50

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C) 74HCT							LINIT	TEST CONDITIONS	
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>0</sub> to nQ <sub>n</sub>		28	53		66		80	ns	4.5	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nCP <sub>1</sub> to nQ <sub>n</sub>		25	53		66		80	ns	4.5	Fig.8
t <sub>PHL</sub>	propagation delay nMR to nQ <sub>n</sub>		16	35		44		53	ns	4.5	Fig.9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.8
t <sub>W</sub>	clock pulse width HIGH or LOW	20	10		25		30		ns	4.5	Fig.7
t <sub>W</sub>	master reset pulse width HIGH	20	12		25		30		ns	4.5	Fig.7
t <sub>rem</sub>	removal time nMR to nCP <sub>0</sub> ; nCP <sub>1</sub>	0	-8		0		0		ns	4.5	Fig.7
t <sub>su</sub>	set-up time nCP <sub>1</sub> to nCP <sub>0</sub> ; nCP <sub>0</sub> to nCP <sub>1</sub>	16	6		20		24		ns	4.5	Fig.8
f <sub>max</sub>	maximum clock pulse frequency	30	58		24		20		MHz	4.5	Fig.7


ma ??

\_

# Dual 4-bit synchronous binary counter


# 74HC/HCT4520

#### **AC WAVEFORMS**



(1) HC: V<sub>M</sub> = 50%; V<sub>I</sub> = GND to V<sub>CC</sub>.
HCT: V<sub>M</sub> = 1.3 V; V<sub>I</sub> = GND to 3 V.

Fig. 8 Waveforms showing set-up times for nCP<sub>0</sub> to nCP<sub>1</sub> and nCP<sub>1</sub> to nCP<sub>0</sub>, propagation delays and output transition times.



#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

