TOSHIBA

TC58256FT/DC

TENTATIVE

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

256-MBIT (32M × 8 BITS) CMOS NAND E2PROM

DESCRIPTION

The TC58256FT/DC is a single 3.3-V 256-Mbit (276,824,064) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as 528 bytes × 32 pages × 2048 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages).

The TC58256FT/DC is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

volatile memory data storage.

FEATURES

Organization

Memory cell array Register

528 × 64K × 8 528 × 8 528 bytes

Page size Block size Modes

(16K + 512) bytes

Read, Reset, Auto Page Program Auto Block Erase, Status Read

Mode control Serial input/output Command control Power supply $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

Access time

Cell array-register 10 μs max Serial Read cycle 50 ns min

Operating current Read (50-ns cycle) Program (avg.) Erase (avg.)

10 mA typ. 10 mA typ. 10 mA typ.

Standby

100 MA


Packages TC58256FT:TSOP I 48 - P - 1220 - 0.50 (Weight: 0.53 g typ.) TC58256DC:FDC - 22A (Weight: 1.8 g typ.)

PIN ASSIGNMENT (TOP VIEW)

TC58256FT

TC58256DC

PIN NAMES



I/O1 to 8	I/O Port
<u>CE</u>	Chip Enable
WE	Write Eneble
RE	Read Enable
CLE	Command Latch Enable
ALE	Address Latch Enable
WP	Write Protect
R∕B	Ready/Busy
OP	Option Pin (GND input)
LVD	Low Voltage Detect
Vcc	Power Supply
V ₃₃	Ground


TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress, it is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in this document are subject to foreign exchange and foreign trade control laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

CVLAROL	ITEA	RATING				
SYMBOL	ITEM	TC59356FT	TCS8256DC	UNIT		
Vcc	Power Supply Voltage	-0.6 to 4.6	-0.6 to 4.6	٧		
V _{IN}	Input Voltage	-0.6 to 4.6	-0.6 to 4.5	٧		
V _{I/O}	Input / Output Voltage	$-0.6 \text{ V} \sim \text{V}_{cc} + 0.3 \text{ V} (\leq 4.6 \text{ V})$	-0.6 V ~ V _{cc} + 0.3 V(≤ 4.6 V)	V		
TSOLDER	Soldering Temperature (10s)	260	-	*C		
TSTG	Storage Temperature	-55 to 150	-20 to 65	٩ς		
TOPR	Operating Temperature	0 to 70	0 to 55	•c		

CAPACITANCE *(Ta = 25° C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN.	MAX	UNIT
CiN	Input	V _{IN} = 0 V	-	10	ρF
Cour	Output	V _{OUT} ≠ 0 V	_	10	pF

^{*} This parameter is periodically sampled and is not tested for every device.



VALID BLOCKS (1)

CALCOL	343445753	TC58256FT/DC				
SYMBOL	PARAMETER	MIN	TYP.	MAX	דואט	
N _{VB}	Number of Valid Blocks	T.B.D	T.B.D	2048	Biocks	

⁽¹⁾ The TC58256FT/DC occasionally contains unusable blocks. Refer to Application Note 13 toward the end of this document.

RECOMMENDED DC OPERATING CONDITIONS

CVLIDO	DADANASTED	TC58256FT PARAMETER				UNIT		
SYMBOL	PARAIVIETER	MIN	TYP.	MAX	MIN	TYP.	MAX	UNII
Vcc	Power Supply Voltage	3.0	3.3	3.6	3.0	3.3	3.6	V
VIH	High Level Input Voltage	2.0		V _{CC} + 0.3	2.0	-	V _{CC} + 0.3	٧
V _{IL}	Low Level Input Voltage	-0.3*		0.8	-0.3*		0.8	٧

^{* -2} V (pulse width ≤ 20 ns)

DC CHARACTERISTICS

(TC58256FT :Ta = 0° to 70°C, V_{CC} = 3.3 V ± 0.3 V) (TC58256DC :Ta = 0° to 55 °C, V_{CC} = 3.3 V ± 0.3 V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
l _{IL}	Input Leakage Current	V _{IN} = 0 V to V _{CC}	_	_	± 10	μA
lo	Output Leakage Current	Vout = 0.4 V to Vcc	-	-	± 10	Aμ
I _{CCO1}	Operating Current (Serial Read)	$\overline{\text{CE}} = V_{\text{IL}}$, $I_{\text{OUT}} = 0 \text{ mA}$, $t_{\text{cycle}} = 50 \text{ ns}$	_	10	30	mA
I _{CCO3}	Operating Current (Command Input)	t _{cycle} = 50 ns	-	10	30	mA
ICCO4	Operating Current (Data Input)	T _{cycle} = 50 ns	-	10	30	mA
I _{CCO5}	Operating Current (Address Input)	t _{cycle} = 50 ns	-	10	30	mA
I _{CCO7}	Programming Current	-	_	10	30	mA
lccos	Erasing Current	-	-	10	30	mA
I _{CC\$1}	Standby Current	CE = VIH	-	_	1	mA
I _{CCS2}	Standby Current	<u>CE</u> = V _{CC} − 0.2 V		-	100	μА
V _{OH}	High Level Output Voltage	ί _{OH} = -400 μΑ	2.4		-	V
V _{OL}	Low Level Output Voltage	l _{OL} = 2.1 mA	_	-	0.4	V
I _{OL} (R/B)	Output Current of R/B Pin	V _{OL} = 0.4 V	_	8	-	mA

AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

(TC58256FT : Ta = 0° to 70°C, V_{CC} = 3.3 V ± 0.3 V) (TC58256DC : Ta = 0° to 55 °C, V_{CC} = 3.3 V ± 0.3 V)

SYMBOL	PARAMETER	MIN	MAX	UNIT	NOTES
tcus	CLE Setup Time	0	-	ns	
*CLH	CLE Hold Time	10	_	ns	
^t cs	CE Setup Time	0	_	rış	
^t CH	CE Hold Time	10	-	វាន]
twp	Write Pulse Width	25	-	nş	
tals	ALE Setup Time	0	-	ns	
t _{ALH}	ALE Hold Time	10	-	ns	
^T DS	Data Setup Time	20	-	715	
t _{DH}	Data Hold Time	10	-	ns	
twc	Write Cycle Time	50	-	ns	
t _{WH}	WE-High Hold Time	15	-	ns	
tww	WP High to WE Low	100	-	ns	
t _{RR}	Ready-to-RE Falling Edge	20	_	ns	
t _{RP}	Read Pulse Width	35	-	ns	
t _{RC}	Read Cycle Time	50	_	ns	
t _{REA}	RE Access Time (Serial Data Access)	-	35	ris	
t _{CEH}	CE-High Time for Last Address in Serial Read Cycle	100		ns	(3)
tREAID	RE Access Time (ID Read)		35	ns	
tон	Data Output Hold Time	10	-	ns	
t _{RHZ}	RE-High-to-Output-High Impedance	-	30	ns	
‡cHZ	CE-High-to-Output-High Impedance	_	20	ns	
tREH	RE-High Hold Time	15	-	ns	
t _{iR}	Output-High-impedance-to-RE Rising Edge	0	-	ns.	
t _{RSTO}	RE Access Time (Status Read)	T -	35	ns	
‡сsто	CE Access Time (Status Read)	-	45	ns	
t _{RHW}	RE High to WE Low	0	-	ns	
twic	WE High to CE Low	30	_	ns	\
twir	WE High to RE Low	30		ns	
^t AR1	ALE Low to RE Low (ID Read)	100	-	ns	
t _{CR}	CE Low to RE Low (ID Read)	100		ns	
t _R	Memory Cell Array to Starting Address		10	1/4	
tws	WE High to Busy	_	200	ns.	
tar 2	ALE Low to RE Low (Read Cycle)	50		ns	
t _{RB}	RE Last Clock Rising Edge to Busy (in Sequential Read)	<u> </u>	200	ns	
t _{CRY}	CE High to Ready (When interrupted by CE in Read Mode)	-	600 + tr (R/B)	ns	(2)
t _{RST}	Device Reset Time (Read/Program/Erase)	-	6/10/500	μδ	

AC TEST CONDITIONS

Input level

: 2.4 V/0.4 V

Input comparison level Output data comparison level : 1.5 V/1.5 V

: 1.5 V / 1.5 V

Output load


: 1 TTL + CL (100 pF)

1998-09-10 4/34

ma Pen

- (1) Transition time $(t_T) = 5 \text{ ns}$
- (2) CE-High-to-Ready time depends on the pull-up resistor tied to the R/B pin. (Refer to Application Note 10 toward the end of this document.)
- (S) If the delay between RE and CE is less than 200 ns and toeh is greater than or equal to 100 ns, reading will stop.

If the RE-to-CE delay is less than 30 ns, the device will not re-enter Busy state.



PROGRAMMING AND ERASING CHARACTERISTICS


(TC58256FT : Ta = 0° to 70 °C, V_{CC} = 3.3 V ± 0.3 V) (TC58256DC : Ta = 0° to 55 °C, V_{CC} = 3.3 V ± 0.3 V)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t _{PROG}	Average Programming Time		200	1000	j/S	
N	Number of Programming Cycles on Same Page			10		(1)
^t BERASE	Block Erasing Time		3	20	ms	
P/E	Number of Program/Erase Cycles	[T.B.D		(2)


- (1) Refer to Application Note 11 toward the end of this document.
- (2) Refer to Application Note 14 toward the end of this document.


TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram






Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram




: VIH or VIL

Serial Read Cycle Timing Diagram





Status Read Cycle Timing Diagram




* 70H represents the hexadecimal number 70.


: VIH or VIL






Read Cycle (1) Timing Diagram; When Interrupted by CE






Read Cycle (2) Timing Diagram





: V_{IH} or V_{IL}

Read Cycle (3) Timing Diagram




1998-09-10 10/34





: V_{IH} or V_{IL}


Sequential Read (2) Timing Diagram



 V_{IH} or V_{IL}


1998-09-10 11/34

Sequential Read (3) Timing Diagram




: V_{IH} or V_{IL}

Auto-Program Operation Timing Diagram




: V_{IH} or V_{IL} : Do not input data while data is being output.

Auto Block Erase Timing Diagram



1998-09-10 13/34

ID Read Operation Timing Diagram



1998-09-10 14/34

PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information. The device pin-outs are configured as shown in Figure 1.

Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the WE signal while CLE is High.

Address Latch Enable: ALE

The ALE signal is used to control loading of either address information or input data into the internal address/data register.

Address information is latched on the rising edge of WE if ALE is High. Input data is latched if ALE is Low.

Chip Enable: CE

The device goes into a low-power Standby mode when $\overline{\text{CE}}$ goes High during a Read operation. The $\overline{\text{CE}}$ signal is ignored when device is in Busy state (R/B = L), such as during a Program or Erase operation, and will not enter Standby mode even if the $\overline{\text{CE}}$ input goes High. The $\overline{\text{CE}}$ signal must stay Low during the Read mode Busy state to ensure that memory array data is correctly transferred to the data register.

Write Enable: WE

The WE signal is used to control the acquisition of data from the I/O port.

Read Enable: RE

The $\overline{\text{RE}}$ signal controls serial data output. Data is available treather falling edge of $\overline{\text{RE}}$. The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

Write Protect: WP

The WP signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when WP is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.

Ready/Busy: R/B

The R/B output signal is used to indicate the operating condition of the device. The R/B signal is in Busy state (R/B = L) during the Program, Erase and Read operations and will return to Ready state (R/B = H) after completion of the operation. The output buffer for this signal is an open drain.


Option Pin: OP

This pin have to be connected to GND.

Low Voltage Detect; LVD

The LVD signal is used to detect the power supply voltage level.

TC58256FT



TC58256DC





Figure 1. Pinout



Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.




Figure 2. Schematic Ceil Layout

A page consists of 528 bytes in which 512 bytes are used for main memory storage and 16 bytes are for redundancy or for other uses.

1 page = 528 bytes 1 block = 528 bytes \times 32 pages = (16K + 512) bytes Capacity = 528 bytes \times 32 pages \times 2048 blocks

An address is read in via the I/O port over three consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

	1/01	1/02	1/03	1/04	1/05	1/06	1/Q7	1/08
First cycle	A0	A1	A2	A3	A4	A5	A6	A7
Second cycle	A9	A10	A11	A12	A13	A14	A15	A16
Third cycle	A17	A18	A19	A20	A21	A22	A23	A24

A0 to A7: Column address
A9 to A24: Page address
(A14 to A24: Block address
A9 to A13: NAND address in block)

Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by the eleven different command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, CE, WE, RE and WP signals, as shown in Table 2.

Table 2. Logic Table

	CLE	ALE	CE	WE	RE	WP
Command Input	н	L	L	F	н	*
Data Input	L	L	L	7_4	н	*
Address Input	L	н	L	_ <i>F</i>	н	*
Serial Data Output	L	L	L	н	₹J	*
During Programming (Busy)	*	*	*	*	*	Н
During Erasing (Busy)	*	*	*	*	*	н
Program, Erase inhibit	*	*	*	*	*	L


H: VIH, L: VIL, *: VIH or VIL

^{*:} A8 is automatically set to Low or High by a 00H command or a 01H command.

Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read Mode (1)	00	-	
Read Mode (2)	01	-	
Read Mode (3)	50	-	
Reset	FF	-	0
Auto Program	10	-	
Auto Block Erase	60	D0	
Status Read	70	-	0
ID Read	90	-	

HEX data bit assignment (Example)



Once the device has been set to Read mode by a 00H, 01H or 50H command, additional Read commands are not needed for sequential page Read operations. Table 4 shows the operation states for Read mode.

Table 4. Read mode operation states


	CLE	ALE	CE	WE	RE	I/O1 TO I/O8	Power
Output Select	L	L	ŗ	Н	L	Data output	Active
Output Deselect	L	L	Ł	Н	Н	High impedance	Active
Standby	L	L	н	н	*	High impedance	Standby

H: VIH L: VIL *: VIH or VIL


DEVICE OPERATION

Read Mode (1)

Read mode (1) is set when a "00H" command is issued to the Command register. Refer to Figure 3 below for timing details and the block diagram.




Read Mode (2)




Read Mode (3)

Read mode (3) has the same timing as Read modes (1) and (2) but is used to access information in the extra 16-byte redundancy area of the page. The start pointer is therefore set to a value between byte 512 and byte 527.



Sequential Read (1)(2)(3)

This mode allows the sequential reading of pages without additional address input.



Sequential Read modes (1) and (2) output the contents of addresses 0 to 527 as shown above, while Sequential Read mode (3) outputs the contents of the redundant address locations only. When the pointer reaches the last address, the device continues to output the data from this address ** on each RE clock signal.

Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass/fail) of a Program or Erase operation, and determine whether the device is in Suspend or Protect mode. The device status is output via the I/O port on the RE clock after a "70H" command input. The resulting information is outlined in Table 5.

Table 5. Status output table

	STATUS		OUTPUT
1/01	Pass / Fail	Pass: 0	Fail: 1
1/02	Not Used	0	
1/03	Not Used	0	
1/04	Not Used	0	
1/05	Not Used	0	- 102
1/06	Not Used	0	
1/07	Ready / Busy	Ready: 1	Busy: 0
1/08	Write Protect	Protect: 0	Not Protected: 1

The Pass/Fail status on I/O1 is only valid when the device is in the Ready state.

An application example with multiple devices is shown in Figure 6.





Figure 6. Status Read timing application example

System Design Note: If the R/B pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.

Auto Page Program


The device carries out an Automatic Page Program operation when it receives a "10H" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)



Auto Block Erase

and the same

The Auto Block Erase operation starts on the rising edge of WE after the Erase Start command "D0H" which follows the Erase Setup command "60H". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.




Reset

The Reset mode stops all operations. For example, in the case of a Program or Erase operation the internally generated voltage is discharged to 0 volts and the device enters Wait state. The address and data registers are set as follows after a Reset:


Address Register: All "0"
Data Register: All "1"
Operation Mode: Wait state

The response to an "FFH" Reset command input during the various device operations is as follows:


- When a Reset (FFH) command is input during programming




When a Reset (FFH) command is input during erasing




· When a Reset (FFH) command is input during a Read operation



· When a Status Read command (70H) is input after a Reset




· When two or more Reset commands are input in succession



TOSHIBA

ID Read

The TC58V64FT/DC contains ID codes which identify the device type and the manufacturer. The ID codes can be read out under the following timing conditions:



For the specifications of the access times t_{REAID} , t_{CR} and t_{AR1} refer to the AC Characteristics.

Figure 13. ID Read timing

Table 6. Code table

	1/08	VQ7	1/06	1/05	VO4	1/03	1/02	VO1	Hex Data
Maker code	1	0	0	1	1	0	0	0	98H
Device code	0	1	1	1	0	1	0	1	75H

APPLICATION NOTES AND COMMENTS

(1) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(2) Pointer control for "00H", "01H" and "50H"

The device has three Read modes which set the destination of the pointer. Table 7 shows the destination of the pointer, and Figure 14 is a block diagram of their operations.

Table 7. Pointer Destination

Read Mode	Command	Pointer
(1)	00Н	0 to 255
(2)	01H	256 to 511
(3)	50H	512 to 527





Figure 14. Pointer control

The pointer is set to region A by the "00H" command, to region B by the "01H" command, and to region C by the "50H" command.

(Example)

The "00H" command must be input to set the pointer back to region A when the pointer is pointing to region C.



To program region C only, set the start point to region C using the 50H command.





Figure 15. Example of How to Set the Pointer


(3) Acceptable commands after Serial Input command "80H"


Once the Serial Input command "80H" has been input, do not input any command other than the Program Execution command "10H" or the Reset command "FFH".



If a command other than "10H" or "FFH" is input, the Program operation is not performed.








The device status can be read out by inputting the Status Read command "70H" in Read mode. Once the device has been set to Status Read mode by a "70H" command, the device will not return to Read mode.

Therefore, a Status Read during a Read operation is prohibited.


However, when the Read command "00H" is input during [A], Status mode is reset and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary.

(5) Auto programming failure




(6) R/B: termination for the Ready/Busy pin (R/B)

A pull-up resistor needs to be used for termination because the R/B buffer consists of an open drain circuit.



This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.



(7) Status after power-on

Although the device is set to Read mode after power-on, the following sequence is necessary because some input signals may not be stable at power-on.




Figure 20.

(8) Power-on/off sequence:

ma 98

The WP signal is useful for protecting against data corruption at power-on/off. The following timing sequence is necessary:





Figure 21. Power-on/off Sequence


(9) Note regarding the WP signal

The Erase and Program operations are automatically reset when \overline{WP} goes Low. The operations are enabled and disabled as follows:


Enable Programming




Disable Programming



Enable Erasing



Disable Erasing




1998-09-10 28/34

ma 98

(10) When four address cycles are input
Although the device may read in a fourth address, it is ignored inside the chip.

Read operation



Internal read operation starts when WE goes High in the third cycle.

Figure 22.

Program operation




Figure 23.

ma ??

(11) Several programming cycles on the same page (Partial Page Program)

A page can be divided into up to 10 segments. Each segment can be programmed individually as follows:





Figure 24.

Note: The input data for unprogrammed or previously programmed page segments must be "1" (i.e. the inputs for all page bytes outside the segment which is to be programmed should be set to all "1").

(12) Note regarding the RE signal


The internal column address counter is incremented synchronously with the RE clock in Read mode. Therefore, once the device has been set to Read mode by a "00H", "01H" or "50H" command, the internal column address counter is incremented by the RE clock independently of the address input timing. If the RE clock input pulses start before the address input, and the pointer reaches the last column address, an internal read operation (array → register) will occur and the device will enter Busy state. (Refer to Figure 25.)



Hence the RE clock input must start after the address input.

(13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



Check to see whether the device has any bad blocks after installation of the device into the system. Do not try to access bad blocks. A bad block does not affect the performance of good blocks because it is isolated from the Bit line by the Select gate.

The number of valid blocks is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Blocks	T.B.D	T.B.D	2048	Block

Figure 25. Figure 28 shows the flow for bad block testing

(14) Failure phenomena for Program and Erase operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing systems in which reliability is at a premium.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE		
Block	Erase Failure	Status Read after Erase → Block Replacement		
Page	Programming Failure	Status Read after Program → Block Replacement		
Single Bit*	Programming Failure	(1) Block Verify after Program → Retry		
"1 → 0"		(2) ECC		

- *: (1) or (2)
- ECC : Error Correction Code → Hamming Code etc.
 Example: 1-bit correction & 2-bit detection
- Block Replacement

Program



When an error occurs in Block A, try to reprogram the data into another block (e.g. Block B) by loading it from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

Erase

ma Pen

When an error occurs in an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

BAD BLOCK TEST FLOW




Figure 28.

ATTENTION: TC58256DC


- (1) Avoid bending or subjecting the card to sudden impact.
- (2) Avoid touching the connectors so as to avoid damage from static electricity.

 This card should be kept in the antistatic film case when not in use.
- (3) Toshiba cannot accept, and hereby disclaims liability for, any damage to the card including data corruption that may occur because of mishandling.

PACKAGE DIMENSIONS

• Plastic TSOP


TSOP I 48-P-1220-0.50



PACKAGE DIMENSIONS

FDC-22A

Unit: mm



E: Write-protect area

F: The distance between the surface of D and all contact areas is less than 0.1 mm.

G: Index area