



AOD403 P-Channel Enhancement Mode Field Effect Transistor




General Description


The AOD403 uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and low gate resistance. With the excellent thermal resistance of the DPAK package, this device is well suited for high current load applications. Standard Product AOD403 is Pb-free (meets ROHS & Sony 259 specifications). AOD403L is a Green Product ordering option. AOD403 and AOD403L are electrically identical.

Features

V_{DS} (V) = -30V
 I_D = -85A (V_{GS} = -20V)
 $R_{DS(ON)} < 6m\Omega$ (V_{GS} = -20V)
 $R_{DS(ON)} < 7.6m\Omega$ (V_{GS} = -10V)



Top View
Drain Connected to Tab



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current ^{B,G}	I_D	-85	A
$T_A=25^\circ C$ ^G		-65	
Pulsed Drain Current	I_{DM}	-200	
Avalanche Current ^C	I_{AR}	-30	A
Repetitive avalanche energy $L=0.1mH$ ^C	E_{AR}	120	mJ
Power Dissipation ^B	P_D	100	W
$T_C=100^\circ C$		50	
Power Dissipation ^A	P_{DSM}	2.5	W
$T_A=25^\circ C$		1.6	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	13	20	°C/W
Maximum Junction-to-Ambient ^A		39	50	°C/W
Maximum Junction-to-Case ^C	$R_{\theta JL}$	0.56	1.5	°C/W

AOD403

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}, V_{GS}=0\text{V}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-24\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		-0.01	-1	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm25\text{V}$			-5	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu\text{A}$	-1.5	-2.6	-3.5	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=-10\text{V}, V_{DS}=-5\text{V}$	-60			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=-20\text{V}, I_D=-20\text{A}$ $T_J=125^\circ\text{C}$		5.1	6	$\text{m}\Omega$
		$V_{GS}=-10\text{V}, I_D=-20\text{A}$		7.1	8.5	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=-5\text{V}, I_D=-20\text{A}$		44		S
V_{SD}	Diode Forward Voltage	$I_S=-1\text{A}, V_{GS}=0\text{V}$		-0.72	-1	V
I_S	Maximum Body-Diode Continuous Current				-104	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=-15\text{V}, f=1\text{MHz}$		4360	5300	pF
C_{oss}	Output Capacitance			1050		pF
C_{rss}	Reverse Transfer Capacitance			762		pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$		2.5	3	Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	$V_{GS}=-10\text{V}, V_{DS}=-15\text{V}, I_D=-20\text{A}$		93.2	120	nC
Q_{gs}	Gate Source Charge			18		nC
Q_{gd}	Gate Drain Charge			29.2		nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=-10\text{V}, V_{DS}=-15\text{V}, R_L=0.75\Omega, R_{\text{GEN}}=3\Omega$		18	25	ns
t_r	Turn-On Rise Time			30	45	ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			51	75	ns
t_f	Turn-Off Fall Time			35	50	ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=-20\text{A}, dI/dt=100\text{A}/\mu\text{s}$		39.5	48	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=-20\text{A}, dI/dt=100\text{A}/\mu\text{s}$		30.8	37	nC

A: The value of R_{thJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on steady-state R_{thJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB or heatsink allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

C: Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$.

D. The R_{thJA} is the sum of the thermal impedance from junction to case R_{thJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by the package current capability.

Rev 4: Aug 2005

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)