



Macroblock

Preliminary Datasheet


MBI5026

16-bit Constant Current LED Sink Driver


Features

- 16 constant-current output channels
- Constant output current invariant to load voltage change
- Excellent output current accuracy:
between channels: $\pm 3\%$ (max.), and
between ICs: $\pm 6\%$ (max.)
- Output current adjusted through an external resistor
- Constant output current range: 5-90 mA
- Fast response of output current, $\overline{\text{OE}}$ (min.): 200 ns
- 25MHz clock frequency
- Schmitt trigger input
- 5V supply voltage


MBI5026CNS

SDIP24-P-300-1.78
Weight: 1.11g(typ)

MBI5026CF

SOP24-P-300-1.00
Weight: 0.28g(typ)

MBI5026CP


SSOP24-P-150-0.64
Weight: 0.11g(typ)

Current Accuracy		Conditions
Between Channels	Between ICs	
$< \pm 3\%$	$< \pm 6\%$	$I_{\text{OUT}} = 10 \text{ mA} \sim 60 \text{ mA}$

Product Description

MBI5026 is designed for LED displays. As an enhancement of its predecessor, MBI5016, MBI5026 exploits PrecisionDrive™ technology to enhance its output characteristics. MBI5026 contains a serial buffer and data latches which convert serial input data into parallel output format. At MBI5026 output stage, sixteen regulated current ports are designed to provide uniform and constant current sinks for driving LEDs within a large range of V_f variations.

MBI5026 provides users with great flexibility and device performance while using MBI5026 in their system design for LED display applications, e.g. LED panels. Users may adjust the output current from 5 mA to 90 mA through an external resistor, R_{ext} , which gives users flexibility in controlling the light intensity of LEDs. MBI5026 guarantees to endure maximum 17V at the output port. The high clock frequency, 25 MHz, also satisfies the system requirements of high volume data transmission.





Block Diagram**Terminal Description**


Pin No.	Pin Name	Function
1	GND	Ground terminal for control logic and current sink
2	SDI	Serial-data input to the shift register
3	CLK	Clock input terminal for data shift on rising edge
4	LE	Data strobe input terminal Serial data is transferred to the output latch when LE is high. The data is latched when LE goes low.
5~20	$\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$	Constant current output terminals
21	$\overline{\text{OE}}$	Output enable terminal When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
22	SDO	Serial-data output to the following SDI of next driver IC
23	R-EXT	Input terminal used to connect an external resistor for setting up output current for all output channels
24	VDD	5V supply voltage terminal

Pin Configuration

GND	1	24	VDD
SDI	2	23	R-EXT
CLK	3	22	SDO
LE	4	21	$\overline{\text{OE}}$
$\overline{\text{OUT0}}$	5	20	$\overline{\text{OUT15}}$
$\overline{\text{OUT1}}$	6	19	$\overline{\text{OUT14}}$
$\overline{\text{OUT2}}$	7	18	$\overline{\text{OUT13}}$
$\overline{\text{OUT3}}$	8	17	$\overline{\text{OUT12}}$
$\overline{\text{OUT4}}$	9	16	$\overline{\text{OUT11}}$
$\overline{\text{OUT5}}$	10	15	$\overline{\text{OUT10}}$
$\overline{\text{OUT6}}$	11	14	$\overline{\text{OUT9}}$
$\overline{\text{OUT7}}$	12	13	$\overline{\text{OUT8}}$

Equivalent Circuits of Inputs and Outputs



Timing Diagram**Truth Table**

CLK	LE	OE	SDI	OUT0 ... OUT 7 ... OUT15	SDO
	H	L	D_n	$\overline{D_n} \dots \overline{D_{n-7}} \dots \overline{D_{n-15}}$	D_{n-15}
	L	L	D_{n+1}	No Change	D_{n-14}
	H	L	D_{n+2}	$\overline{D_{n+2}} \dots \overline{D_{n-5}} \dots \overline{D_{n-13}}$	D_{n-13}
	X	L	D_{n+3}	$\overline{D_{n+2}} \dots \overline{D_{n-5}} \dots \overline{D_{n-13}}$	D_{n-13}
	X	H	D_{n+3}	Off	D_{n-13}



Maximum Ratings

Characteristic		Symbol	Rating	Unit
Supply Voltage		V_{DD}	0~7.0	V
Input Voltage		V_{IN}	-0.4~ $V_{DD} + 0.4$	V
Output Current		I_{OUT}	+90	mA
Output Voltage		V_{DS}	-0.5~+20.0	V
Clock Frequency		F_{CLK}	25	MHz
GND Terminal Current		I_{GND}	1440	mA
Power Dissipation (On PCB, $T_a=25^{\circ}\text{C}$)	CNS – type	P_D	1.52	W
	CF – type		1.30	
	CP – type		1.11	
Thermal Resistance (On PCB, $T_a=25^{\circ}\text{C}$)	CNS – type	$R_{th(j-a)}$	82	$^{\circ}\text{C/W}$
	CF – type		96	
	CP – type		112	
Operating Temperature		T_{opr}	-40~+85	$^{\circ}\text{C}$
Storage Temperature		T_{stg}	-55~+150	$^{\circ}\text{C}$




Recommended Operating Conditions

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	V_{DD}	-	4.5	5.0	5.5	V
Output Voltage	V_{DS}	$\overline{OUT0} \sim \overline{OUT15}$	-	-	17.0	V
Output Current	I_{OUT}	DC Test Circuit	5	-	60	mA
	I_{OH}	SDO	-	-	-1.0	mA
	I_{OL}	SDO	-	-	1.0	mA
Input Voltage	V_{IH}	CLK, \overline{OE} , LE and SDI	$0.8V_{DD}$	-	$V_{DD}+0.3$	V
	V_{IL}	CLK, \overline{OE} , LE and SDI	-0.3	-	$0.3V_{DD}$	V
LE Pulse Width	$t_{w(L)}$	$V_{DD}=4.5\sim 5.5V$	40	-	-	ns
CLK Pulse Width	$t_{w(CLK)}$		20	-	-	ns
\overline{OE} Pulse Width	$t_{w(OE)}$		200	-	-	ns
Setup Time for SDI	$t_{su(D)}$		5	-	-	ns
Hold Time for SDI	$t_{h(D)}$		10	-	-	ns
Setup Time for LE	$t_{su(L)}$		15	-	-	ns
Hold Time for LE	$t_{h(L)}$		15	-	-	ns
Clock Frequency	F_{CLK}	Cascade Operation	-	-	25.0	MHz
Power Dissipation	P_D	Ta=85°C (CNS type)	-	-	0.79	W
		Ta=85°C (CF type)	-	-	0.67	
		Ta=85°C (CP type)	-	-	0.57	



Electrical Characteristics

Characteristic		Symbol	Condition		Min.	Typ.	Max.	Unit
Input Voltage	“H” level	V _{IH}	Ta = -40~85°C		0.8V _{DD}	-	V _{DD}	V
	“L” level	V _{IL}	Ta = -40~85°C		GND	-	0.3V _{DD}	V
Output Leakage Current		I _{OH}	V _{OH} =17.0V		-	-	0.5	μA
Output Voltage	SDO	V _{OL}	I _{OL} =+1.0mA		-	-	0.4	V
		V _{OH}	I _{OH} =-1.0mA		4.6	-	-	V
Output Current 1		I _{OUT1}	V _{DS} =0.6V	R _{ext} =720 Ω	-	25.0	-	mA
Current Skew		dI _{OUT1}	I _{OL} =25mA V _{DS} =0.6V	R _{ext} =720 Ω	-	±1	±3	%
Output Current 2		I _{OUT2}	V _{DS} =0.8V	R _{ext} =360 Ω	-	50.0	-	mA
Current Skew		dI _{OUT2}	I _{OL} =50mA V _{DS} =0.8V	R _{ext} =360 Ω	-	±1	±3	%
Output Current vs. Output Voltage Regulation		%/dV _{DS}	V _{DS} within 1.0V and 3.0V		-	±0.1	-	% / V
Output Current vs. Supply Voltage Regulation		%/dV _{DD}	V _{DD} within 4.5V and 5.5V		-	±1	-	% / V
Pull-up Resistor		R _{IN} (up)	OE		250	500	800	KΩ
Pull-down Resistor		R _{IN} (down)	LE		250	500	800	KΩ
Supply Current	“OFF”	I _{DD} (off) 1	R _{ext} =Open, $\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$ =Off		-	9	-	mA
		I _{DD} (off) 2	R _{ext} =720 Ω, $\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$ =Off		-	10	-	
		I _{DD} (off) 3	R _{ext} =360 Ω, $\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$ =Off		-	11	-	
	“ON”	I _{DD} (on) 1	R _{ext} =720 Ω, $\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$ =On		-	10	-	
		I _{DD} (on) 2	R _{ext} =360 Ω, $\overline{\text{OUT0}} \sim \overline{\text{OUT15}}$ =On		-	11	-	


Test Circuit for Electrical Characteristics


Switching Characteristics

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Propagation Delay Time ("L" to "H")	CLK - $\overline{\text{OUTn}}$	$V_{DD}=5.0\text{ V}$ $V_{DS}=0.8\text{ V}$ $V_{IH}=V_{DD}$ $V_{IL}=GND$ $R_{ext}=300\ \Omega$ $V_L=4.0\text{ V}$ $R_L=52\ \Omega$ $C_L=10\text{ pF}$	-	50	100	ns
	LE - $\overline{\text{OUTn}}$		-	50	100	ns
	$\overline{\text{OE}}$ - $\overline{\text{OUTn}}$		-	20	100	ns
	CLK - SDO		15	20	-	ns
Propagation Delay Time ("H" to "L")	CLK - $\overline{\text{OUTn}}$		-	100	150	ns
	LE - $\overline{\text{OUTn}}$		-	100	150	ns
	$\overline{\text{OE}}$ - $\overline{\text{OUTn}}$		-	50	150	ns
	CLK - SDO		15	20	-	ns
Pulse Width	CLK		20	-	-	ns
	LE		20	-	-	ns
	$\overline{\text{OE}}$		200	-	-	ns
Hold Time for LE	$t_{h(L)}$		5	-	-	ns
Setup Time for LE	$t_{su(L)}$		5	-	-	ns
Maximum CLK Rise Time	t_r^{**}		-	-	500	ns
Maximum CLK Fall Time	t_f^{**}		-	-	500	ns
Output Rise Time of Iout	t_{or}		-	70	200	ns
Output Fall Time of Iout	t_{of}		-	40	120	ns

※If the devices are connected in cascade and t_r or t_f is large, it may be critical to achieve the timing required for data transfer between two cascaded devices.

Test Circuit for Switching Characteristics




Timing Waveform

Application Information

Constant Current


To design LED displays, MBI5026 provides nearly no variations in current from channel to channel and from IC to IC. This can be achieved by:

- 1) The maximum current variation between channels is less than $\pm 3\%$, and that between ICs is less than $\pm 6\%$.
- 2) In addition, the current characteristic of output stage is flat and users can refer to the figure as shown below. The output current can be kept constant regardless of the variations of LED forward voltages (V_f). This performs as a perfection of load regulation.



Adjusting Output Current

The output current of each channel (I_{OUT}) is set by an external resistor, R_{ext} . The relationship between I_{OUT} and R_{ext} is shown in the following figure.



Resistance of the external resistor, R_{ext} , in Ω

Also, the output current in milliamps can be calculated from the equation:

I_{OUT} is $(625 / R_{ext}) \times 28.8$, approximately,

where R_{ext} , in Ω , is the resistance of the external resistor connected to R-EXT terminal.

The magnitude of current (as a function of R_{ext}) is around 50mA at 360 Ω and 25mA at 720 Ω .



Package Power Dissipation (P_D)


The maximum allowable package power dissipation is determined as $P_{D(max)} = (T_j - T_a) / R_{th(j-a)}$. When 16 output channels are turned on simultaneously, the actual package power dissipation is $P_{D(act)} = (I_{DD} \times V_{DD}) + (I_{OUT} \times \text{Duty} \times V_{DS} \times 16)$. Therefore, to keep $P_{D(act)} \leq P_{D(max)}$, the allowable maximum output current as a function of duty cycle is:

$$I_{OUT} = \{ [(T_j - T_a) / R_{th(j-a)}] - (I_{DD} \times V_{DD}) \} / V_{DS} / \text{Duty} / 16,$$


where $T_j = 150^\circ\text{C}$.

(A) $I_{out} = 90\text{mA}$, $V_{DS} = 1.0\text{V}$, 16 output channels active


For CNS type package, the thermal resistance is $R_{th(j-a)} = 82 (^\circ\text{C/W})$



For CF type package, the thermal resistance is $R_{th(j-a)} = 96 (^\circ\text{C/W})$




For CP type package, the thermal resistance is $R_{th(j-a)} = 112 (^{\circ}\text{C/W})$




(B) $I_{out} = 60\text{mA}$, $V_{DS} = 0.8\text{V}$, 16 output channels active


For CNS type package, the thermal resistance is $R_{th(j-a)} = 82 (^{\circ}\text{C/W})$




For CF type package, the thermal resistance is $R_{th(j-a)} = 96 (^{\circ}\text{C/W})$



For CP type package, the thermal resistance is $R_{th(j-a)} = 112 (^{\circ}\text{C/W})$



The maximum power dissipation, $P_{D(max)} = (T_j - T_a) / R_{th(j-a)}$, decreases as the ambient temperature increases.





Load Supply Voltage (V_{LED})

MBI5026 are designed to operate with V_{DS} ranging from 0.4V to 1.0V considering the package power dissipating limits. V_{DS} may be higher enough to make $P_{D(act)} > P_{D(max)}$ when $V_{LED} = 5V$ and $V_{DS} = V_{LED} - V_f$, in which V_{LED} is the load supply voltage. In this case, it is recommended to use the lowest possible supply voltage or to set an external voltage reducer, V_{DROP} .


A voltage reducer lets $V_{DS} = (V_{LED} - V_f) - V_{DROP}$.

Resistors or Zener diode can be used in the applications as shown in the following figures.




Package Outlines

MBI5026CNS Outline Drawing



MBI5026CF Outline Drawing



MBI5026

16-bit Constant Current LED Sink Driver

MBI5026CP Outline Drawing

