CR TIMER

The S-8081B is a CMOS CR timer developed for appliances and industrial equipment use. It consists of a CR oscillator, a 20-stage divider, a power-on clear circuit, a trigger input chattering rejection circuit, an internal voltage regulator, a level shift circuit, and an output driver. It can be used as a high-precision, long-time monostable timer.

■ Features

- · Wide power supply operating range: 4.5 to 16.5 V
- · Low current consumption : 200 μA max.(C = 200 kΩ, R = 0.0047 μF, open output)
- · Time can be set by external CR
- · Excellent oscillation stability because of built-in voltage regulator
- · Power-on clear circuit is integrated
- · Both trigger I/O inverting operation and set/reset operation can be performed

Applications

- · Time switch
- Long time delay generator

Pin Arrangement and Markings




Figure 1

- ① Product name
- ② Assembly code
- 3 Lot Number

Block Diagram




Figure 2

■ Timing Chart




Figure 3

ma Pen

Operation

1. SET terminal

At the rise of SET terminal, OUT goes high (V_{DD}) and frequency dividing operation starts. This terminal has a pull-down resistor built in.

2. RESET terminal

By bringing RESET terminal high (V_{DD}), OUT goes low (V_{SS}) and the internal counter is reset. Set or trigger input is ignored when reset is high.

This terminal has a pull-down resistor built in.

3. TRIGGER terminal

At the rise of TRIGGER terminal, OUT level is inverted. When OUT changes from low (V_{SS}) to high (V_{DD}), frequency dividing operation starts. When OUT changes from high (V_{DD}) to low (V_{SS}), the internal counter is reset. This terminal has a chattering rejection circuit and a pull-down resistor built in.

Chattering rejection time ≈ t_{osc}×8

4. CR and DISCHARGE terminals

CR oscillation circuit can be constructed by connecting a timing capacitor C_T between V_{DD} and CR terminals, and by connecting a timing resistor R_T between CR and DISCHARGE terminals.

Set the oscillation period (tosc) following the formula below.

 $t_{OSC} = K \times R_T \times C_T$

K: time constant coefficient

 $R_T \ge 50 \text{ k}\Omega$

5. OUT terminal

At the rise of SET or TRIGGER terminal, OUT goes high (V_{DD}) and frequency dividing operation starts. OUT goes low (V_{SS}) after $t_{osc} \times 2^{19}$.

When OUT is high (V_{DD}) if TRIGGER rises or RESET goes high (V_{DD}), OUT goes low (V_{SS}) and the internal counter is reset.

Note: To start trigger operation when SET is in operation, the counter must be reset before TRIGGER is input.

Seiko Instruments Inc.

Absolute Maximum Ratings

Table 1

Unless otherwise specified: Ta = 25°C

ltem	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD}	V _{SS} = 0 V	18	٧
Input/output voltage*	V _{IN} , V _{OUT}		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	٧
Operating temperature	T _{opr}		- 30 to + 85	°C
Storage temperature	T _{stg}		- 40 to + 125	°C
Power dissipation	P _D	at 25°C	300	mW

* Excluding DISCHARGE terminal

■ Electrical Characteristics

Table 2


 V_{DD} = 12 V, V_{SS} = 0 V, Ta = 25°C

		T	6 11.1	D.C.	T	Max.	Unit	
	Item	Symbol	Conditions	Min.	Тур.	iviax.	Offit	
Operating power supply voltage		V_{DD}		4.5		16.5	V	
Operating current consumption		l _{DD}	R = 200 $k\Omega$ Open output C = 0.0047 μF	_		200	μΑ	
SET, RESET, TRIGGER input pull-down resistance		R _{down}	$V_{IH} = V_{DD}$	50	_	400	kΩ	
High volta	level input age	V _{IH}		V _{DD} - 0.5	_	V _{DD}		
Low	level input age	V _{IL}		V _{SS}		V _{SS} + 0.5		
High curre	n level output ent	I _{OH}	$V_{OH} = 5.7 \text{ V } V_{DD} = 8.0 \text{ V}$	10	15	-	mA	
Low	level output ent	I _{OL}	$V_{OL} = 2.3 \text{ V } V_{DD} = 8.0 \text{ V}$	20	30	_		
Low	level output age	V _{OL}	$V_{DD} = 5.0V I_{OUT} = 3.2mA$	_		0.4	V	
	e constant ficent	К	$C = 0.0047 \mu F$ $R = 200 k\Omega$	1.276	1.450	1.624	_	
CR	Power supply voltage fluctuation*	△f/fosc /△V _{DD}	V_{DD} = 4.5 to 16 V C = 0.0047 μ F R = 200 $k\Omega$		0.05	_	%/V	
osc	Temperature fluctuation*	△f/fosc /△T	$Ta = -20 \text{ to } +60^{\circ}\text{C}$ C = 0.0047 μF $R = 200 \text{ k}\Omega$	_	0.10		%/°C	


* Fluctuation of IC only



Dimensions



Application Circuit Example



Notes

- Since each of SET, RESET and TRIGGER terminal has a pull-down resistor built in, the input level should be decided in adding a value of pull-down resistance when input is pulled up.
- The S-8081B has an accelerating test mode to check its F.F. function in a shorter time. When SET or TRIGGER terminal and RESET terminal are operated with the timing shown in Figure 6, the IC enters the accelerating test mode. That is, OUT goes low faster than preset and tout is shorter than the specified time.






Figure 6

Characteristics


- 1 Current consumption characteristics
- 1.1 Operating current consumption I_{DD} Power supply voltage V_{DD}




2 Oscillation frequency △f/fosc – Power supply voltage V_{DD}




4 High level output current II_{OH}I – Ambient temperature Ta




 Operating current consumption I_{DD} – Ambient temperature Ta




3 Oscillation frequency fosc – Ambient temperature Ta




- $*\Delta f/fosc/\Delta T$ is fluctuation of IC only.
 - 5 Low level output current II_{OL}I Ambient temperature Ta




Seiko Instruments Inc.







8 Pull-down resistance R_{down} – Ambient temperature Ta



9 Oscillation frequency fosc – External capacitance CT




10 Oscillation frequency fosc – External resistance RT




ma Plan

11 Current consumption I_{DD} - External resistance R_T



12 Current consumption I_{DD} – External Capacitance C_T



ma Pen

I_{DD} (μΑ)