#### 查询74AHC244DW供应商

#### 捷多邦,专业PCB打样SN54AH6244,世SN74AHC244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS226I – OCTOBER 1995 – REVISED FEBRUARY 2002

Operating Range 2-V to 5.5-V V<sub>CC</sub>

 Latch-Up Performance Exceeds 250 mA Per JESD 17

#### description

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'AHC244 devices are organized as two 4-bit buffers/line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHC244 J OR W PACKAGE
SN74AHC244 DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)

	_			
1 <mark>OE</mark>	1	U	20	] ∨ <sub>cc</sub>
1A1 [	2		19	20E
2Y4 [	3		18	] 1Y1
1A2 [	4		17	] 2A4
2Y3 [	5		16	] 1Y2
1A3 [	6		15	2A3
2Y2 [	7		14	] 1Y3
1A4 [	8		13	] 2A2
2Y1 [	9		12	] 1Y4
GND [	10		11	] 2A1

#### SN54AHC244 . . . FK PACKAGE (TOP VIEW)

	2Y4	1A1 10F		20E	
1A2 2Y3 1A3 2Y2 1A4	3 4 5 6 7 8 9	2 1 10 11		18 17 16 15 14	1Y1 2A4 1Y2 2A3 1Y3
	2Y1	GND 2A1	174	2A2	

TA	PACKA	GET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
L CE	PDIP – N	Tube	SN74AHC244N	SN74AHC244N
	SOIC - DW	Tube	SN74AHC244DW	AUC244
St. Law	50IC - DW	Tape and reel	SN74AHC244DWR	MARKING
–40°C to 85°C	SOP – NS	Tape and reel	SN74AHC244NSR	AHC244
	SSOP – DB	Tape and reel	SN74AHC244DBR	AHC244 AHC244 HA244 HA244 HA244 SNJ54AHC244J
	TSSOP-PW	Tape and reel	SN74AHC244PWR	
	TVSOP – DGV	Tape and reel	SN74AHC244DGVR	HA244
	CDIP – J	Tube	SNJ54AHC244J	SNJ54AHC244J
–55°C to 125°C	CFP – W	Tube	SNJ54AHC244W	SNJ54AHC244W
1.1	LCCC – FK	Tube	SNJ54AHC244FK	SNJ54AHC244FK

### ORDERING INFORMATION

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS226I – OCTOBER 1995 – REVISED FEBRUARY 2002

	FUNCTION TABLE (each 4-bit buffer/driver)								
	INP	UTS	OUTPUT						
Γ	OE	Α	Y						
Γ	L	Н	Н						
	L	L	L						
	Н	Х	Z						

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, IIK (VI < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub>	с)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 2)		
	DGV package	
	DW package	
	N package	
	NS package	
	PW package	
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.





# SN54AHC244, SN74AHC244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS226I – OCTOBER 1995 – REVISED FEBRUARY 2002

			SN54A	HC244	SN74A	HC244	UNIT	
			MIN	MAX	MIN	MIN MAX		
VCC	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
VIL	/IL Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	VCC	0	VCC	V	
		$V_{CC} = 2 V$		-50		-50	μΑ	
IOH	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	mA	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	ША	
		$V_{CC} = 2 V$		50		50	μA	
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	~ ^	
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		8		8	mA	
A #/ A	Input transition rise or fell rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	<b>no</b> //	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
TA	Operating free-air temperature	-	-55	125	-40	85	°C	

#### recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					-	•	•

	TEST CONDITIONS	Mar	Т	ς = 25°C	;	SN54A	HC244	SN74AHC244		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = –50 μA	3 V	2.9	3		2.9		2.9		
Vон		4.5 V	4.4	4.5		4.4		4.4		V
	I <sub>OH</sub> = -4 mA	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
lj	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1*		±1	μA
loz	$V_{O} = V_{CC}$ or GND, $V_{I}$ (OE) = $V_{IL}$ or $V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		3.5						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at V<sub>CC</sub> = 0 V.





## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	Τ <sub>4</sub>	<b>∖</b> = 25°C	;	SN54A	HC244	SN74AHC244		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		5.8*	8.4*	1*	10*	1	10	
<sup>t</sup> PHL	A	T	CL = 15 pr		5.8*	8.4*	1*	10*	1	10	ns
<sup>t</sup> PZH	ŌĒ	Y	C <sub>L</sub> = 15 pF		6.6*	10.6*	1*	12.5*	1	12.5	ns
<sup>t</sup> PZL		I	CL = 15 pr		6.6*	10.6*	1*	12.5*	1	12.5	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>I</sub> = 15 pF		5*	9.7*	1*	11*	1	11	ns
<sup>t</sup> PLZ		ÛE				5*	9.7*	1*	11*	1	11
<sup>t</sup> PLH	А	Y	CL = 50 pF		8.3	11.9	1	13.5	1	13.5	ns
<sup>t</sup> PHL	7	I	CL = 50 pr		8.3	11.9	1	13.5	1	13.5	115
<sup>t</sup> PZH	5	Y	CL = 50 pF		9.1	14.1	1	16	1	16	ns
<sup>t</sup> PZL	OE	I	CL = 30 pr		9.1	14.1	1	16	1	16	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>I</sub> = 50 pF		10.3	14	1	16	1	16	
<sup>t</sup> PLZ		r	$C_{L} = 50 \text{ pr}$		10.3	14	1	16	1	16	ns
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5**				1.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	<b>₄ = 25°C</b>	;	SN54A	HC244	SN74AHC244		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	Y	C <sub>L</sub> = 15 pF		3.9*	5.5*	1*	6.5*	1	6.5	ns
<sup>t</sup> PHL	A	Т	CL = 15 pr		3.9*	5.5*	1*	6.5*	1	6.5	115
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	ns
<sup>t</sup> PZL		Т	CL = 15 pr		4.7*	7.3*	1*	8.5*	1	8.5	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>I</sub> = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns
<sup>t</sup> PLZ		UE I	0 <u> </u>		5*	7.2*	1*	8.5*	1	8.5	115
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		5.4	7.5	1	8.5	1	8.5	ns
<sup>t</sup> PHL	A	Y	CL = 50 pr		5.4 7.5 1 8.5 1	8.5	115				
<sup>t</sup> PZH	<u> </u>	Y	C <sub>L</sub> = 50 pF		6.2	9.3	1	10.5	1	10.5	ns
<sup>t</sup> PZL	ŌĒ	I	CL = 30 pr		6.2	9.3	1	10.5	1	10.5	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>L</sub> = 50 pF		6.7	9.2	1	10.5	1	10.5	ns
<sup>t</sup> PLZ		Т	$C_{L} = 50 \text{ pr}$		6.7	9.2	1	10.5	1	10.5	115
t <sub>sk(o)</sub>			C <sub>L</sub> = 50 pF			1**				1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.





### noise characteristics, V\_{CC} = 5 V, C\_L = 50 pF, T\_A = 25 $^{\circ}\text{C}$ (see Note 4)

	PARAMETER	SN7	UNIT		
		MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.5		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.2		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.8		V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.


## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CONDITIONS		TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	8.6	pF



### SN54AHC244, SN74AHC244 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS226I – OCTOBER 1995 – REVISED FEBRUARY 2002



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

