

# LMH7324 Quad 700 PS High Speed Comparator with RSPECL Outputs

# **General Description**

The LMH7324 is a quad comparator with 700 ps propagation delay and low dispersion of less then 20 ps for a supply voltage of 5V. The input voltage range extends from  $V_{\rm CC}$ –2V to  $V_{\rm EE}$ –200 mV The devices can be operated from a wide supply voltage range of 5V to 12V.

The outputs of the LMH7324 are RSPECL compatible. The LMH7324 is available in a 32-Pin LLP package.

### **Features**

 $(V_{CCI} = V_{CCO} = +5V, V_{EE} = 0V.)$ 

Propagation delay 700 ps Overdrive dispersion 20 ps

■ Fast rise and fall times 150 ps ■ Supply range 5V to 12V


Supply range 5V to 12
 Input common mode range extends 200 mV below neg-

ative rail
■ RSPECL outputs

# **Applications**

- Digital receivers
- High speed signal restoration
- Zero-crossing detectors
- High speed sampling
- Window comparators
- High speed signal triggering

# **Typical Application**



# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2)

Human Body Model 2.5 kV

Machine Model 250V

Output Short Circuit Duration (Notes 3, 4)

Supply Voltages (V+ –V-) 13.2V

Voltage at Input/Output Pins ±13V

Soldering Information

Infrared or Convection (20 sec.)

Wave Soldering (10 sec.)

Storage Temperature Range

-65°C to +150°C

Junction Temperature (Note 3)

+150°C

### **Operating Ratings** (Note 1)

Supply Voltage (V+ -V-) 5V to 12V Temperature Range  $-40^{\circ}$ C to  $+125^{\circ}$ C

Package Thermal Resistance

32-Pin LLP 36°C/W

### 12V DC Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for  $T_J = 25$ °C.  $V_{CCI} = V_{CCO} = 12V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (Note 7)

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
Input Cha	racteristics					
I <sub>B</sub>	Input Bias Current (Note 11)	V <sub>IN</sub> Differential = 0V	-5	-2.5		μΑ
I <sub>os</sub>	Input Offset Current	V <sub>IN</sub> Differential = 0V	-250	40	250	nA
TC I <sub>os</sub>	Input Offset Current TC (Note 10)	V <sub>IN</sub> Differential = 0V		0.15		nA/°C
V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = 0V$	-9.5		+9.5	mV
TC V <sub>OS</sub>	Input Offset Voltage TC (Note 10)	V <sub>CM</sub> = 0V		7		μV/°C
V <sub>RI</sub>	Input Voltage Range	CMRR > 50 dB	V <sub>EE</sub>		V <sub>CCI</sub> -2	V
V <sub>RID</sub>	Input Differential Voltage Range	V <sub>EE</sub> ≤ INP or INM ≤ V <sub>CCI</sub>	-12		+12	V
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC} - 2V$		83		dB
PSRR	Power Supply Rejection Ratio	$V_{CM} = 0V, 5V \le V_{CC} \le 12V$		75		dB
A <sub>V</sub>	Active Gain			54		dB
Hyst	Hysteresis	Fixed Internal Value		20.8		mV
Output Ch	naracteristics					
V <sub>OH</sub>	Output Voltage High	V <sub>IN</sub> Differential = 25 mV	10.78	10.85	10.93	V
V <sub>OL</sub>	Output Voltage Low	V <sub>IN</sub> Differential = 25 mV	10.43	10.50	10.58	V
V <sub>OD</sub>	Output Voltage Differential	V <sub>IN</sub> Differential = 25 mV	300	345	400	mV
Power Su	pplies			•	•	
I <sub>vccı</sub>	V <sub>CCI</sub> Supply Current	$V_{IN}$ Differential = 25 mV Load Current Excluded		5.6	8	А
I <sub>vcco</sub>	V <sub>CCO</sub> Supply Current	V <sub>IN</sub> Differential = 25 mV Load Current Excluded		11.6	17	mA

### **12V AC Electrical Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}C$ .  $V_{CCI} = V_{CCO} = 12V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (Note 7)

Symbol	Parameter	Conditions Min (Note 6)		Typ (Note 5)	Max (Note 6)	Units
TR	Maximum Toggle Rate	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		3.84		Gb/s
	Minimum Pulse Width	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		280		ps
	Jitter	Overdrive = $\pm 50$ mV, $C_L = 2$ pF @ freq = 140 MHz		<1		ps

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
t <sub>PDH</sub>	Propagation Delay	Overdrive 20 mV		737			
	(see Figure 3 application note)	Overdrive 50 mV		720			
	Input SR = Constant	Overdrive 100 mV		706		ps	
	V <sub>IN</sub> Startvalue = V <sub>REF</sub> -100 mV	Overdrive 1V		731			
t <sub>OD-disp</sub>	Input Overdrive Dispersion	t <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV		31			
		t <sub>PDH</sub> @ Overdrive 100 mV ↔ 1V		25		ps	
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns 40 Overdrive 100 mV				ps	
t <sub>CM-disp</sub>	Input Common Mode Dispersion	SR = 1 V/ns, Overdrive 100 mV, $0V \le V_{CM} \le V_{CCI} - 2V$		28		ps	
Δt <sub>PDLH</sub>	Q to $\overline{\mathbb{Q}}$ Time Skew   $t_{PDH} - t_{PD\overline{L}}$   (Note 8)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF		55		ps	
Δt <sub>PDHL</sub>	Q to $\overline{\mathbb{Q}}$ Time Skew   $t_{PDL} - t_{PD\overline{\mathbb{H}}}$   (Note 8)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 40			ps		
t <sub>r</sub>	Output Rise Time (20% - 80%) (Note 9)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF 140			ps		
t <sub>f</sub>	Output Fall Time (20% - 80% (Note 9)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF		140		ps	

# **5V DC Electrical Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}C$ .  $V_{CCI} = V_{CCO} = 5V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (Note 7)

Symbol	Symbol Parameter Conditio		Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
I <sub>B</sub>	Input Bias Current (Note 11)	V <sub>IN</sub> Differential = 0V	<b>-5</b>	-2.2	( 212 2)	μA
I <sub>os</sub>	Input Offset Current	V <sub>IN</sub> Differential = 0V	-250	30	+250	nA
TC I <sub>OS</sub>	Input Offset Current TC (Note 10)	V <sub>IN</sub> Differential = 0V		0.1		nA/°C
V <sub>OS</sub>	Input Offset Voltage	$V_{CM} = 0V$	-9.5		+9.5	mV
TC V <sub>os</sub>	Input Offset Voltage TC (Note 10)	$V_{CM} = 0V$		7		μV/°C
V <sub>RI</sub>	Input Voltage Range	CMRR > 50 dB	V <sub>EE</sub>		V <sub>CCI</sub> -2	V
V <sub>RID</sub>	Input Differential Voltage Range	V <sub>EE</sub> ≤ INP or INM ≤ V <sub>CCI</sub>	<b>-</b> 5		+5	V
CMRR	Common-Mode Rejection Ratio	$0V \le V_{CM} \le V_{CC} - 2V $ 80		80		dB
PSRR	Power Supply Rejection Ratio	$V_{CM} = 0V, 5V \le V_{CC} \le 12V$ 75			dB	
$A_V$	Active Gain	54			dB	
Hyst	Hysteresis	Fixed Internal Value		22.5		mV
Output Ch	naracteristics					
V <sub>OH</sub>	Output Voltage High	V <sub>IN</sub> Differential = 25 mV	3.8	3.87	3.95	V
V <sub>OL</sub>	Output Voltage Low	V <sub>IN</sub> Differential = 25 mV	3.45	3.52	3.60	V
V <sub>OD</sub>	Output Voltage Differential	V <sub>IN</sub> Differential = 25 mV	300	345	400	mV
Power Su	pplies					
I <sub>VCCI</sub>	V <sub>CCI</sub> Supply Current	V <sub>IN</sub> Differential = 25 mV, Load Current 5.4 7. Excluded		7.5	mA	
I <sub>vcco</sub>				11	15	mA

### **5V AC Electrical Characteristics**

Unless otherwise specified, all limits are guaranteed for  $T_J = 25^{\circ}C$ .  $V_{CCI} = V_{CCO} = 5V$ ,  $V_{EE} = 0V$ ,  $R_L = 50\Omega$  to  $V_{CCO}$ -2V,  $V_{CM} = 300$  mV. (Note 7)

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
TR	Maximum Toggle Rate	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		3.72		Gb/s	
	Minimum Pulse Width	Overdrive = ±50 mV, C <sub>L</sub> = 2 pF @ 50% Output Swing		290		ps	
	Jitter	Overdrive = $\pm 50$ mV, $C_L = 2$ pF @ freq = 140 MHz		<1		ps	
t <sub>PDH</sub>	Propagation Delay	Overdrive 20 mV		740			
	(see Figure 3 application note)	Overdrive 50 mV		731		20	
	Input SR = Constant	Overdrive 100 mV		722		ps	
	V <sub>IN</sub> Startvalue = V <sub>REF</sub> -100 mV	Overdrive 1V		740			
t <sub>OD-disp</sub>	Input Overdrive Dispersion	T <sub>PDH</sub> @ Overdrive 20 mV ↔ 100 mV	00 mV			ps	
		T <sub>PDH</sub> @ Overdrive 100 mV ↔ 1V		19		l ps	
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	0.1 V/ns to 1 V/ns, Overdrive = 100 mV		40		ps	
t <sub>CM-disp</sub>	Input Common Mode Dispersion	SR = 1 V/ns, Overdrive 100 mV, $0V \le V_{CM} \le V_{CCI} - 2V$		24		ps	
Δt <sub>PDLH-disp</sub>	Q to $\overline{Q}$ Time Skew   t <sub>PDH</sub> - t <sub>PDL</sub>   (Note 8)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF		60		ps	
Δt <sub>PDHL</sub>	Q to $\overline{Q}$ Time Skew   t <sub>PDL</sub> - t <sub>PDH</sub>   (Note 8)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF		40		ps	
t <sub>r</sub>	Output Rise Time (20% - 80%)			ps			
t <sub>f</sub>	Output Fall Time (20% - 80%) (Note 9)	Overdrive = 50 mV, C <sub>L</sub> = 2 pF		145		ps	

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Conditions indicate specifications for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC)

**Note 3:** The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.

Note 4: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

**Note 5:** Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: All limits are guaranteed by testing or statistical analysis.

**Note 7:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self heating where  $T_J > T_A$ .


**Note 8:** Propagation Delay Skew,  $\Delta t_{PD}$ , is defined as the average of  $\Delta t_{PDLH}$  and  $\Delta t_{PDHL}$ .


Note 9: The rise or fall time is the average of the Q and  $\overline{Q}$  rise or fall time.

Note 10: Average Temperature Coefficient is determined by dividing the change in a parameter at temperature extremes by the total temperature change.

Note 11: Positive current corresponds to current flowing into the device.

# **Connection Diagram**






# **Ordering Information**


Package	Part Number	Package Marking	Transport Media	NSC Drawing
32-Pin LLP	LMH7324SQ	1722460	1k Units Tape and Reel	SQA32A
32-PIII LLP	LMH7324SQX	L7324SQ	4.5k Units Tape and Reel	SQA3ZA

# **Typical Performance Characteristics** At $T_J = 25^{\circ}C$ , $V^+ = +5V$ , $V^- = 0V$ , unless otherwise specified.

#### Propagation Delay vs. Supply Voltage




#### **Propagation Delay vs. Temperature**




#### 30017425


#### **Propagation Delay vs. Overdrive Voltage**




#### Propagation Delay vs. Supply Voltage for Different Overdrive



#### **Propagation Delay vs. Common Mode Voltage**





#### **Propagation Delay vs. Slew Rate**




30017429

#### **Pulse Response and Maximum Toggle Rate**







### Hysteresis Voltage vs. Temperature



#### Bias Current vs. Temperature



#### Output Voltage vs. Input Voltage



30017433

# **Application Information**

#### INTRODUCTION

The LMH7324 is a high speed comparator with RS(P)ECL (Reduced Swing Positive Emitter Coupled Logic) outputs. and is compatible with LVDS (Low Voltage Differential Signaling) if V<sub>CCO</sub> is set to 2.5V. The use of complementary outputs gives a high level of suppression for common mode noise. The very fast rise and fall times of the LMH7324 enable data transmission rates up to several Gigabits per second (Gbps). The LMH7324 inputs have a common mode voltage range that extends 200 mV below the negative supply voltage thus allowing ground sensing when used with a single supply. The rise and fall times of the LMH7324 are about 150 ps, while the propagation delay time is about 700 ps. The LMH7324 can operate over the supply voltage range of 5V to 12V, while using single or dual supply voltages. This is a flexible way to interface between several high speed logic families. Several configurations are described in the section INTERFACE BE-TWEEN LOGIC FAMILIES. The outputs are referenced to the positive V<sub>CCO</sub> supply rail. The supply current is 17 mA at 5V (per comparator, load current excluded.) The LMH7324 is offered in a 32-Pin LLP package. This small package is ideal where space is an important issue.

#### **INPUT & OUTPUT TOPOLOGY**

All input and output pins are protected against excessive voltages by ESD diodes. These diodes are conducting from the negative supply to the positive supply. As can be seen in Figure 1, both inputs are connected to these diodes. Protection against excessive supply voltages is provided by two power clamps per comparator; one between the  $V_{\rm CCI}$  and the  $V_{\rm EE}$  and one between the  $V_{\rm CCO}$  and the  $V_{\rm EE}$ .




FIGURE 1. Equivalent Input Circuitry

The output stage of the LMH7324 is built using two emitter followers, which are referenced to the  $V_{\rm CCO}$ . (See Figure 2.) Each of the output transistors is active when a current is flowing through any external output resistor connected to a lower supply rail. Activating the outputs is done by connecting the emitters to a termination voltage which lies 2V below the  $V_{\rm CCO}$ . In this case a termination resistor of  $50\Omega$  can be used and a transmission line of  $50\Omega$  can be driven. Another method is to connect the emitters through a resistor to the most negative supply by calculating the right value for the emitter current in accordance with the datasheet tables. Both methods are useful, but they each have good and bad aspects.




FIGURE 2. Equivalent Output Circuitry

The output voltages for '1' and '0' have a difference of approximately 400 mV and are respectively 1.1V (for the '1') and 1.5V (for the '0') below the  $V_{\rm CCO}$ . This swing of 400 mV is enough to drive any LVDS input but can also be used to drive any ECL or PECL input, when the right supply voltage is chosen, especially the right level for the  $V_{\rm CCO}$ .

### **DEFINITIONS**

This table provides a short description of the parameters used in the datasheet and in the timing diagram of Figure 3.

Symbol	Text	Description	
I <sub>B</sub>	Input Bias Current	Current flowing in or out of the input pins, when both are biased at the	
		V <sub>CM</sub> voltage as specified in the tables.	
I <sub>os</sub>	Input Offset Current	Difference between the input bias current of the inverting and non-inverting	
		inputs.	
TC I <sub>OS</sub>	Average Input Offset Current Drift	Temperature coefficient of I <sub>OS</sub> .	
V <sub>os</sub>	Input Offset Voltage	Voltage difference needed between IN+ and IN- to make the outputs	
		change state, averaged for H to L and L to H transitions.	
TC V <sub>OS</sub>	Average Input Offset Voltage Drift	Temperature coefficient of V <sub>OS</sub> .	
V <sub>RI</sub>	Input Voltage Range	Voltage which can be applied to the input pin maintaining normal operation.	
V <sub>RID</sub>	Input Differential Voltage Range	Differential voltage between positive and negative input at which the input clamp is not working. The difference can be as high as the supply voltage but excessive input currents are flowing through the clamp diodes and protection resistors.	
CMRR	Common Mode Rejection Ratio	Ratio of input offset voltage change and input common mode voltage change.	
PSRR	Power Supply Rejection Ratio	Ratio of input offset voltage change and supply voltage change from $V_{S-MIN}$ to $V_{S-MAX}$ .	
A <sub>V</sub>	Active Gain	Overall gain of the circuit.	
Hyst	Hysteresis	Difference between the switching point '0' to '1' and vice versa.	
V <sub>OH</sub>	Output Voltage High	High state single ended output voltage (Q or Q) (see Figure 16)	
V <sub>OL</sub>	Output Voltage Low	Low state single ended output voltage (Q or Q) (see Figure 16)	
V <sub>OD</sub>	Average of V <sub>ODH</sub> and V <sub>ODL</sub>	$(V_{ODH} + V_{ODL})/2$	
I <sub>VCCI</sub>	Supply Current Input Stage	Supply current into the input stage.	
I <sub>vcco</sub>	Supply Current Output Stage	Supply current into the output stage while current through the load resistors is excluded.	
I <sub>VEE</sub>	Supply Current V <sub>EE</sub> Pin	Current flowing out of the negative supply pin.	
TR	Maximum Toggle Rate	Maximum frequency at which the outputs can toggle at 50% of the nominal	
		$V_{OH}$ and $V_{OL}$ .	
PW	Pulse Width	Time from 50% of the rising edge of a signal to 50% of the falling edge.	
t <sub>PDH</sub> resp t <sub>PDL</sub>	Propagation Delay	Delay time between the moment the input signal crosses the switching level L to H and the moment the output signal crosses 50% of the rising edge of Q output ( $t_{PDH}$ ), or delay time between the moment the input signal crosses the switching level H to L and the moment the output signal crosses 50% of the falling edge of Q output ( $t_{PDL}$ ).	
t <sub>PDE</sub> resp t <sub>PDH</sub>		Delay time between the moment the input signal crosses the switching level L to H and the moment the output signal crosses 50% of the falling edge of $\overline{Q}$ output ( $t_{PD\overline{L}}$ ), or delay time between the moment the input signal crosses the switching level H to L and the moment the output signal crosses 50% of the rising edge of $\overline{Q}$ output ( $t_{PD\overline{H}}$ ).	
t <sub>PDLH</sub>		Average of t <sub>PDH</sub> and t <sub>PDL</sub>	
t <sub>PDHL</sub>		Average of $t_{PDL}$ and $t_{PD\overline{H}}$	
t <sub>PD</sub>		Average of t <sub>PDLH</sub> and t <sub>PDHL</sub>	
t <sub>PDHd</sub> resp t <sub>PDLd</sub>		Delay time between the moment the input signal crosses the switching level L to H and the zero crossing of the rising edge of the differential output signal $(t_{PDHd})$ , or delay time between the moment the input signal crosses the switching level H to L and the zero crossing of the falling edge of the differential output signal $(t_{PDLd})$ .	
t <sub>OD-disp</sub>	Input Overdrive Dispersion	Change in t <sub>PD</sub> for different overdrive voltages at the input pins.	
t <sub>SR-disp</sub>	Input Slew Rate Dispersion	Change in t <sub>PD</sub> for different slew rates at the input pins.	

Symbol	Text	Description
t <sub>CM-disp</sub>	Input Common Mode Dispersion	Change in t <sub>PD</sub> for different common mode voltages at the input pins.
Δt <sub>PDLH</sub> resp	Q to Q Time Skew	Time skew between 50% levels of the rising edge of Q output and the falling
Δt <sub>PDHL</sub>		edge of $\overline{Q}$ output ( $\Delta t_{PDLH}$ ), or time skew between 50% levels of falling edge
. 52		of Q output and rising edge of $\overline{Q}$ output ( $\Delta t_{PDHL}$ ).
Δt <sub>PD</sub>	Average Q to $\overline{Q}$ Time Skew	Average of t <sub>PDLH</sub> and t <sub>PDHL</sub> for L to H and H to L transients.
$\Delta t_{PDd}$	Average Diff. Time Skew	Average of t <sub>PDHd</sub> and t <sub>PDLd</sub> for L to H and H to L transients.
t <sub>r</sub> /t <sub>rd</sub>	Output Rise Time (20% - 80%)	Time needed for the (single ended or differential) output voltage to change
		from 20% of its nominal value to 80%.
t <sub>f</sub> /t <sub>fd</sub>	Output Fall Time (20% - 80%)	Time needed for the (single ended or differential) output voltage to change
		from 80% of its nominal value to 20%.




FIGURE 3. Timing Definitions

### **PIN DESCRIPTIONS**

Pin	Name	Description	Part	Comment
1.	V <sub>cco</sub>	Positive Supply Output Stage	А	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
2.	Q	Inverted Output	Α	Output levels are determined by the choice of V <sub>CCOA</sub> .
3.	Q	Output	Α	Output levels are determined by the choice of V <sub>CCOA</sub> .
4.	V <sub>EE</sub>	Negative Supply	А	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
5.	V <sub>EE</sub>	Negative Supply	В	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
6.	Q	Output	В	Output levels are determined by the choice of V <sub>CCOB</sub> .
7.	Q	Inverted Output	В	Output levels are determined by the choice of V <sub>CCOB</sub> .
8.	V <sub>cco</sub>	Positive Supply Output Stage	В	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
9.	V <sub>CCI</sub>	Positive Supply for Input Stage	В	This supply pin is independent of the supply for the output stage. $V_{\rm CCI}$ and $V_{\rm CCO}$ share the same ground pin $V_{\rm EE}$ .
10.	IN-	Negative Input	В	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .

Pin	Name	Description	Part	Comment
11.	IN+	Positive Input	В	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
12.	V <sub>EE</sub>	Negative Supply	В	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
13.	V <sub>EE</sub>	Negative Supply	С	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
14.	IN+	Positive Input	С	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
15.	IN-	Negative Input	С	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
16.	V <sub>CCI</sub>	Positive Supply for Input Stage	С	This supply pin is independent of the supply for the output stage. $V_{\rm CCI}$ and $V_{\rm CCO}$ share the same ground pin $V_{\rm EE}$ .
17.	V <sub>cco</sub>	Positive Supply Output Stage	С	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
18.	Q	Inverted Output	С	Output levels are determined by the choice of V <sub>CCOC</sub> .
19.	Q	Output	С	Output levels are determined by the choice of V <sub>CCOC</sub> .
20.	V <sub>EE</sub>	Negative Supply	С	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
21.	V <sub>EE</sub>	Negative Supply	D	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
22.	Q	Output	D	Output levels are determined by the choice of V <sub>CCOD</sub> .
23.	Q	Inverted Output	D	Output levels are determined by the choice of V <sub>CCOD</sub> .
24.	V <sub>cco</sub>	Positive Supply Output Stage	D	This supply pin is independent of the supply for the input stage. This allows output levels of different logic families.
25.	V <sub>CCI</sub>	Positive Supply for Input Stage	D	This supply pin is independent of the supply for the output stage. $V_{\rm CCI}$ and $V_{\rm CCO}$ share the same ground pin $V_{\rm EE}$ .
26.	IN-	Negative Input	D	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
27.	IN+	Positive Input	D	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
28.	V <sub>EE</sub>	Negative Supply	D	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
29.	V <sub>EE</sub>	Negative Supply	А	All four V <sub>EE</sub> pins are circular connected together via two antiparallel diodes. (see <i>Figure 4</i> )
30.	IN+	Positive Input	А	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
31.	IN-	Negative Input	А	Input for analog voltages between 200 mV below $V_{\text{EE}}$ and 2V below $V_{\text{CCI}}$ .
32.	V <sub>CCI</sub>	Positive Supply for Input Stage	А	This supply pin is independent of the supply for the output stage. $V_{CCI}$ and $V_{CCO}$ share the same ground pin $V_{EE}$ .
33.	DAP	Central Pad at the Bottom of the Package	All	The purpose of this pad is to transfer heat outside the part.

#### **TIPS & TRICKS USING THE LMH7324**

This section discusses several aspects concerning special applications using the LMH7324. Topics include the connection of the DAP in conjunction to the  $V_{\rm EE}$  pins and the use of this part as an interface between several logic families. Other sections discuss several widely used definitions and terms for comparators. The final sections explain some aspects of transmission lines and the choice for the most suitable components handling very fast pulses.

#### THE DAP AND THE $V_{\rm FF}$ PINS

To protect the device against damage during handling and production, two antiparallel connected diodes are placed between the  $V_{\text{EE}}$  pins. Under normal operating conditions (all  $V_{\text{EE}}$  pins have the same voltage level) these diodes are not functioning, as can be seen in *Figure 4*.

The DAP (Die Attach Paddle) functions as a heat sink which means that heat can be transferred, using vias below this pad, to any appropriate copper plane.




FIGURE 4. DAP and V<sub>FF</sub> Configuration

#### **INTERFACE BETWEEN LOGIC FAMILIES**

The LMH7324 can be used to interface between different logic families. The feature that facilitates this is the fact that the input stage and the output stage use different positive power supply pins which can be used at different voltages. The only restriction is that the minimum supply voltage between  $\rm V_{EE}$  and one of the positive supplies must be 5V. The negative supply pins are connected together for all four parts. Using the power pins at different supply voltages makes it possible to create several translations for logic families. It is possible to translate from logic at negative voltage levels such as ECL to logic at positive levels such as RSPECL and LVDS and vice

#### Interface from ECL to RSPECL

The supply pin  $V_{CCI}$  can be connected to ground because the input levels are negative and  $V_{EE}$  is at -5.2V. With this setup the minimum requirements for the supply voltage of 5V are obtained. The  $V_{CCO}$  pin must operate at +5V to create the RSPECL levels (See *Figure 5*).




FIGURE 5. ECL TO RSPECL

#### Interface from PECL to (RS) ECL

This setup needs the  $V_{\rm CCI}$  pin at +5V because the input logic levels are positive. To obtain the ECL levels at the output it is necessary to connect the  $V_{\rm CCO}$  to the ground while the  $V_{\rm EE}$  has to be connected to the -5.2V. The reason for this is that the minimum requirement for the supply is 5V. The high level of the output of the LMH7324 is normally 1.1V below the  $V_{\rm CCO}$  supply voltage, and the low level is 1.5V below this supply. The output levels are now -1100 mV for the logic '1' and -1500 mV for the logic '0' (see *Figure 6*.)




FIGURE 6. PECL TO RSECL

#### Interface from Analog to LVDS

As seen in *Figure 7*, the LMH7324 can be configured to create LVDS levels. This is done by connecting the V<sub>CCO</sub> to 2.5V. As discussed before, the output levels are now at V<sub>CCO</sub> –1.1V for the logic '1' and at V<sub>CCO</sub> –1.5V for the logic '0'. These levels of 1000 mV and 1400 mV comply with the LVDS levels. As can be seen in this setup, an AC coupled signal via a transmission line is used. This signal is terminated with  $50\Omega$  to the ground. The input stage has its supply from +5V to –5V, which means that the input common mode level is midway between the input stage supply voltages.




FIGURE 7. ANALOG TO LVDS

#### **Standard Comparator Setup**

Figure 8 shows a standard comparator setup which creates RSPECL levels because the  $V_{\rm CCO}$  supply voltage is +5V. In this setup the  $V_{\rm EE}$  pin is connected to the ground level. The  $V_{\rm CCI}$  pin is connected to the  $V_{\rm CCO}$  pin because there is no need to use different positive supply voltages. The input signal is AC coupled to the positive input. To maintain reliable results, even for signals with larger amplitudes, the input pins IN+ and IN– are biased at 1.4V through a resistive divider using a resistor of 1 kΩ to ground and a resistor of 2.5 kΩ to the  $V_{\rm CC}$  and by adding two decoupling capacitors. Both inputs are connected to the bias level by the use of a 10 kΩ resistor. With this input configuration the input stage can work in a linear area with signals of approximately 3  $V_{\rm PP}$  (See input level restrictions in the data tables.)




FIGURE 8. Standard Setup

#### **DELAY AND DISPERSION**

Comparators are widely used to connect the analog world to the digital one. The accuracy of a comparator is dictated by its DC properties, such as offset voltage and hysteresis, and by its timing aspects, such as rise and fall times and delay. For low frequency applications most comparators are much faster than the analog input signals they handle. The timing aspects are less important here than the accuracy of the input switching levels. The higher the frequencies, the more important the timing properties of the comparator become, because the response of the comparator can make a noticeable change in critical parameters such as time frame or duty cycle. A designer has to know these effects and has to deal with them. In order to predict what the output signal will do, several parameters are defined which describe the behavior of the comparator. For a good understanding of the timing parameters discussed in the following section, a brief explanation is given and several timing diagrams are shown for clarification.

#### **PROPAGATION DELAY**

The propagation delay parameter is described in the definition section. Two delay parameters can be distinguished,  $t_{\text{PDH}}$  and  $t_{\text{PDL}}$ . (*Figure 9*) Both parameters do not necessarily have the same value. It is possible that differences will occur due to a different response of the internal circuitry. As a derivative of this effect another parameter is defined:  $\Delta t_{\text{PD}}$ . This parameter is defined as the absolute value of the difference between  $t_{\text{PDH}}$  and  $t_{\text{PDL}}$ .




FIGURE 9. Propagation Delay

If  $\Delta t_{PD}$  is not zero, duty cycle distortion will occur. For example when applying a symmetrical waveform (e.g. a sinewave) at the input, it is expected that the comparator will produce a symmetrical square wave at the output with a duty cycle of 50%. When  $t_{\text{PDH}}$  and  $t_{\text{PDL}}$  are different, the duty cycle of the output signal will not remain at 50%, but will be increased or decreased. In addition to the propagation delay parameters for single ended outputs discussed before, there are other parameters in the case of complementary outputs. These parameters describe the delay from input to each of the outputs and the difference between both delay times. (See Figure 10.) When the differential input signal crosses the reference level from L to H, both outputs will switch to their new state with some delay. This is defined as t<sub>PDH</sub> for the Q output and  $t_{PD\overline{L}}$  for the  $\overline{Q}$  output, while the difference between both signals is defined as  $\Delta t_{PDLH}$ . Similar definitions for the falling slope of the input signal can be seen in Figure 3.




FIGURE 10. tpp with Complementary Outputs

Both output circuits should be symmetrical. At the moment one output is switching 'on' the other is switching 'off' with ideally no skew between both outputs. The design of the LMH7324 is optimized so that this timing difference is minimized. The propagation delay,  $t_{\rm PD}$ , is defined as the average delay of both outputs at both slopes:  $(t_{\rm PDLH} + t_{\rm PDHL})/2$ . Both overdrive and starting point should be equally divided around the  $V_{\rm RFF}$  (absolute values).

#### **DISPERSION**

There are several circumstances that will produce a variation of the propagation delay time. This effect is called dispersion.

#### **Amplitude Overdrive Dispersion**

One of the parameters that causes dispersion is the amplitude variation of the input signal. *Figure 11* shows the dispersion due to a variation of the input overdrive voltage. The overdrive is defined as the 'go to' differential voltage applied to the inputs. *Figure 11* shows the impact it has on the propagation delay time if the overdrive is varied from 10 mV to 100 mV. This parameter is measured with a constant slew rate of the input signal.




FIGURE 11. Overdrive Dispersion

The overdrive dispersion is caused by the switching currents in the input stage which are dependent on the level of the differential input signal.

#### **Slew Rate Dispersion**

The slew rate is another parameter that affects propagation delay. The higher the input slew rate, the faster the input stage switches. (See *Figure 12*.)




FIGURE 12. Slew Rate Dispersion

A combination of overdrive and slew rate dispersion occurs when applying signals with different amplitudes at constant frequency. A small amplitude will produce a small voltage change per time unit (dV/dt) but also a small maximum switching current (overdrive) in the input transistors. High amplitudes produce a high dV/dt and a bigger overdrive.

#### **Common Mode Dispersion**

Dispersion will also occur when changing the common mode level of the input signal. (See Figure~13.) When  $V_{REF}$  is swept through the CMVR (Common Mode Voltage Range), it results in a variation of the propagation delay time. This variation is called Common Mode Dispersion.




FIGURE 13. Common Mode Dispersion

All of the dispersion effects described previously influence the propagation delay. In practice the dispersion is often caused by a combination of more than one varied parameter.

#### **HYSTERESIS & OSCILLATIONS**

In contrast to an op amp, the output of a comparator has only two defined states '0' or '1.' Due to finite comparator gain however, there will be a small band of input differential voltage where the output is in an undefined state. An input signal with fast slopes will pass this band very quickly without problems. During slow slopes however, passing the band of uncertainty can take a relatively long time. This enables the comparators output to switch back and forth several times between '0' and '1' on a single slope. The comparator will switch on its input noise, ground bounce (possible oscillations), ringing etc. Noise in the input signal will also contribute to these undesired switching actions.

The next sections explain these phenomena in situations where no hysteresis is applied, and discuss the possible improvement hysteresis can give.

#### **Using No Hysteresis**

Figure 14 shows what happens when the input signal rises from just under the threshold  $V_{REF}$  to a level just above it. From the moment the input reaches the lowest dotted line around  $V_{REF}$  at t = 0, the output toggles on noise etc. Toggling ends when the input signal leaves the undefined area at t = 1. In this example the output was fast enough to toggle three times. Due to this behavior digital circuitry connected to the output will count a wrong number of pulses. One way to prevent this is to choose a very slow comparator with an output that is not able to switch more than once between '0' and '1' during the time the input state is undefined.




FIGURE 14. Oscillations on Output Signal

In most circumstances this is not an option because the slew rate of the input signal will vary.

#### **Using Hysteresis**

A good way to avoid oscillations and noise during slow slopes is the use of hysteresis. With hysteresis the switching level is forced to a new level at the moment the input signal crosses this level. This can be seen in *Figure 15*.




FIGURE 15. Hysteresis

In this picture there are two dotted lines A and B, both indicating the resulting level at which the comparator output will switch over. Assume that for this situation the input signal is connected to the negative input and the switching level (V<sub>RFF</sub>) to the positive input. The LMH7324 has a built-in hysteresis voltage that is fixed at approximately 20 mV<sub>PP</sub>. The input level of Figure 15 starts much lower than the reference level and this means that the state of the input stage is well defined with the inverting input much lower than the non-inverting input. As a result the output will be in the high state. Internally the switching level is at A, with the input signal sloping up, this situation remains until  $V_{IN}$  crosses level A at t = 1. Now the output toggles, and the internal switching level is lowered to level B. So before the output has the possibility to toggle again, the difference between the inputs is made sufficient to have a stable situation again. When the input signal comes down from high to low, the situation is stable until level B is reached at t=0. At this moment the output will toggle back, and the circuit is back in the starting situation with the inverting input at a much lower level than the non-inverting input. In the situation without hysteresis, the output will toggle exactly at  $V_{\text{REF}}$ . With hysteresis this happens at the internally introduced levels A and B, as can be seen in *Figure 15*. If by design the levels A and B which are due to a change in the built-in hysteresis voltage are changed then the timing of t=0 and t=1 will also vary. When designing a circuit be aware of this effect. Introducing hysteresis will cause some time shift between output and input (e.g. duty cycle variations), but will eliminate undesired switching of the output.

## **The Output**

#### **OUTPUT SWING PROPERTIES**

The LMH7324 has differential outputs, which means that both outputs have the same swing but in opposite directions. (see Figure 16.) Both outputs swing around the common mode output voltage ( $V_O$ ). This voltage can be measured at the midpoint between two equal resistors connected to each output. The absolute value of the difference between both voltages is called  $V_{OD}$ . The outputs cannot be held at the  $V_O$  level because of their digital nature. They only cross this level during a transition. Due to the symmetrical structure of the circuit, both output voltages cross at  $V_O$  regardless of whether the output changes from '0' to '1' or vise versa.




FIGURE 16. Output Swing

#### LOADING THE OUTPUT

Both outputs are activated when current is flowing through a resistor that is externally connected to  $V_T$ . The termination voltage should be set 2V below the  $V_{CCO}$ . This makes it possible to terminate each of the outputs directly with  $50\Omega,$  and if needed to connect through a transmission line with the same impedance (see Figure 17.) Due to the low ohmic nature of the output emitter followers and the  $50\Omega$  load resistor, a capacitive load of several pF does not dramatically affect the speed and shape of the signal. When transmitting the signal from one output to any input the termination resistor should match the transmission line. The capacitive load  $(C_p)$  will distort the received signal. When measuring this input with a probe, a certain amount of capacitance from the probe is parallel to the termination resistor. The total capacitance can be as large as 10 pF. In this case there is a pole at:

 $f = 1/(2*\pi*C*R)$ 

 $f = 1e9/\pi$ 

f = 318 MHz

For this frequency the current  $I_P$  has the same value as the current through the termination resistor. This means that the voltage drops at the input and the rise and fall times are dramatically different from the specified numbers for this part.

Another parasitic capacity that can affect the output signal is the capacity directly between both outputs, called  $C_{\text{PAR}}.$  (See Figure 17.) The LMH7324 has two complementary outputs so there is the possibility that the output signal will be transported by a symmetrical transmission line. In this case both output tracks form a coupled line with their own parasitics and both receiver inputs are connected to the transmission line. Actually the line termination looks like  $100\Omega$  and the input capacities, which are in series, are parallel to the  $100\Omega$  termination. The best way to measure the input signal is to use a differential probe directly across both inputs. Such a probe is very suitable for measuring these fast signals because it has good high frequency characteristics and low parasitic capacitance.




FIGURE 17. Parasitic Capacities

# TRANSMISSION LINES & TERMINATION TECHNOLOGIES

The LMH7324 uses complementary RSPECL outputs and emitter followers, which means high output current capability and low sensitivity to parasitic capacitance. The use of Reduced Swing Positive Emitter Coupled Logic gives advantages concerning speed and supply. Data rates are growing, which requires increasing speed. Data is not only connected to other IC's on a single PCB board but, in many cases, there are interconnections from board to board or from equipment to equipment. Distances can be short or long but it is always necessary to have a reliable connection, which consumes low power and is able to handle high data rates. The complementary outputs of the LMH7324 make it possible to use symmetrical transmission lines. The advantage over single ended signal transmission is that the LMH7324 has higher immunity to common mode noise. Common mode signals are signals that are equally apparent on both lines and because the receiver only looks at the difference between both lines, this noise is canceled.

#### **Maximum Bit Rates**

The maximum toggle rate is defined at an amplitude of 50% of the nominal output signal. This toggle rate is a number for the maximum transfer rate of the part and can be given in Hz or in Bps. When transmitting signals in a NRZ (Non Return to Zero) format the bitrate is double this frequency number, because during one period two bits can be transmitted. (See Figure 18.) The rise and fall times are very important specifications in high speed circuits. In fact these times determine the maximum toggle rate of the part. Rise and fall times are

www.DataSheet4U.com

normally specified at 20% and 80% of the signal amplitude (60% difference). Assuming that the edges at 50% amplitude are coming up and down like a sawtooth it is possible to calculate the maximum toggle rate but this number is too optimistic. In practice the edges are not linear while the pulse shape is more or less a sinewave.




FIGURE 18. Bit Rates

#### **Need for Terminated Transmission Lines**

During the 1980's and 90's, National fabricated the 100K ECL logic family. The rise and fall time specifications were 0.75 ns, which were considered very fast. If sufficient care has not been given in designing the transmission lines and choosing the correct terminations, then errors in digital circuits are introduced. To be helpful to designers that use ECL with "old" PCB-techniques, the 10K ECL family was introduced with rise and fall time specifications of 2 ns. This is much slower and easier to use. The RSPECL output signals of the LMH7324 have transition times that extend the fastest ECL family. A careful PCB design is needed using RF techniques for transmission and termination.

Transmission lines can be formed in several ways. The most commonly used types are the coaxial cable and the twisted pair telephony cable (*Figure 19*.)




FIGURE 19. Cable Types

These cables have a characteristic impedance determined by their geometric parameters. Widely used impedances for the coaxial cable are  $50\Omega$  and  $75\Omega.$  Twisted pair cables have impedances of about  $120\Omega$  to  $150\Omega.$ 

Other types of transmission lines are the strip line and the microstrip line. These last types are used on PCB boards. They have the characteristic impedance dictated by the physical dimensions of a track placed over a metal ground plane. (See *Figure 20*.)




FIGURE 20. PCB Lines

#### **Differential Microstrip Line**

The transmission line which is ideally suited for complementary signals is the differential microstrip line. This is a double microstrip line with a narrow space in between. This means both lines have strong coupling and this determines the characteristic impedance. The fact that they are routed above a copper plane does not affect differential impedance, only CMcapacitance is added. Each of the structures above has its own geometric parameters, so for each structure there is a different formula to calculate the right impedance. For calculations on these transmission lines visit the National website or order RAPIDESIGNER. At the end of the transmission line there must be a termination having the same impedance as that of the transmission line itself. It does not matter what impedance the line has, if the load has the same value no reflections will occur. When designing a PCB board with transmission lines on it, space becomes an important item especially on high density boards. With a single microstrip line, line width is fixed for a given impedance and for a specific board material. Other line widths will result in different impedances.

#### **Advantages of Differential Microstrip Lines**

Impedances of transmission lines are always dictated by their geometric parameters. This is also true for differential microstrip lines. Using this type of transmission line, the distance of the track determines the resulting impedance. So, if the PCB manufacturer can produce reliable boards with low track spacing the track width for a given impedance is also small. The wider the spacing, the wider tracks are needed for a specific impedance. For example two tracks of 0.2 mm width and 0.1 mm spacing have the same impedance as two tracks of 0.8 mm width and 0.4 mm spacing. With high-end PCB processes, it is possible to design very narrow differential microstrip transmission lines. It is desirable to use these to create optimal connections to the receiving part or the termi-

nating resistor, in accordance to their physical dimensions. Seen from the comparator, the termination resistor must be connected at the far end of the line. Open connections after the termination resistor (e.g. to the input of a receiver) must be as short as possible. The allowed length of such connections varies with the received transients. The faster the transients, the shorter the open lines must be to prevent signal degradation.


# PCB LAYOUT CONSIDERATIONS AND COMPONENT VALUE SELECTION

High frequency designs require that both active and passive components be selected from those that are specially designed for this purpose. The LMH7324 is fabricated in a 32pin LLP package intended for surface mount design. For reliable high speed design it is highly recommended to use small surface mount passive components because these packages have low parasitic capacitance and low inductance simply because they have no leads to connect them to the PCB. It is possible to amplify signals at frequencies of several hundreds of MHz using standard through-hole resistors. Surface mount devices however, are better suited for this purpose. Another important issue is the PCB itself, which is no longer a simple carrier for all the parts and a medium to interconnect them. The PCB becomes a real component itself and consequently contributes its own high frequency properties to the overall performance of the circuit. Good practice dictates that a high frequency design have at least one ground plane, providing a low impedance path for all decoupling capacitors and other ground connections. Care should be given especially that on-board transmission lines have the same impedance as the cables to which they are connected. Most single ended applications have  $50\Omega$  impedance (75 $\Omega$  for video and cable TV applications). Such low impedance, single ended microstrip transmission lines usually require much wider traces (2 to 3 mm) on a standard double sided PCB board than needed for a 'normal' trace. Another important issue is that inputs and outputs should not 'see' each other. This occurs if input and output tracks are routed in parallel over the PCB with only a small amount of physical separation, particularly when the difference in signal level is high. Furthermore components should be placed as flat and low as possible on the surface of the PCB. For higher frequencies a long lead can act as a coil, a capacitor or an antenna. A pair of leads can even form a transformer. Careful design of the PCB minimizes oscillations, ringing and other unwanted behavior. For ultra high frequency designs only surface mount components will give acceptable results. (For more information see OA-15).

National suggests the following evaluation board as a guide for high frequency layout and as an aid in device testing: # 013272 LMH7324 SQA32A eval board. To order on line an eval board follow next link:

http://www.national.com/store

# Physical Dimensions inches (millimeters) unless otherwise noted



32-Pin LLP
NS Package Number SQA32A

# **Notes**

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560