

8-BIT MICROCONTROLLER

Table of Contents-

1.	GENE	RAL DESCRIPTION	4
2.	FEAT	JRES	4
3.	PART	S INFORMATION LIST	5
	3.1	Lead Free (RoHS) Parts information list	5
4.	PIN C	ONFIGURATION	6
PIN DE	ESCRIF	PTION	7
5.	FUNC	TIONAL DESCRIPTION	8
	5.1	On-Chip Flash EPROM	8
	5.2	I/O Ports	8
	5.3	Serial I/O	8
	5.4	Timers	8
	5.5	Interrupts	9
	5.6	Data Pointers	9
	5.7	Architecture	9
	5.8	Power Management	. 10
6.	MEMC	DRY ORGANIZATION	. 11
	6.1	Program Memory	. 11
	6.2	Data Memory	. 11
	6.3	Register Map	. 12
	6.4	Working Registers	. 14
	6.5	Bit addressable Locations	. 14
	6.6	Stack	. 14
7.	SPEC	IAL FUNCTION REGISTERS	. 15
	7.1	SFR Location Table	. 15
	7.2	SFR Detail Bit Descriptions	. 16
8.	INSTF	RUCTION	. 44
	8.1	INSTRUCTION TIMING	. 44
9.	POWE	ER MANAGEMENT	. 48
	9.1	Idle Mode	. 48
	9.2	Power Down Mode	. 48
10.	RESE	T CONDITIONS	. 49
	10.1	External Reset	. 49
	10.2	Power-On Reset (POR)	. 49

Publication Release Date: October 12, 2006 Revision A13



	10.3	Watchdog Timer Reset	. 49
	10.4	S/W reset	. 49
	10.5	Reset State	. 49
11.	INTEF	RUPTS	. 51
	11.1	Interrupt Sources	. 51
	11.2	Priority Level Structure	. 52
	11.3	Interrupt Response Time	. 55
	11.4	Interrupt Inputs	. 55
12.	PROG	RAMMABLE TIMERS/COUNTERS	. 57
	12.1	TIMER/COUNTERS 0 & 1	. 57
	12.2	Time-Base Selection	. 57
	12.3	MODE 0	. 57
	12.4	MODE 1	. 58
	12.5	MODE 2	. 59
	12.6	MODE 3	. 59
13.	WATC	HDOG TIMER	. 61
	13.1	WATCHDOG CONTROL	. 62
	13.2	CLOCK CONTROL of Watchdog	. 63
14.	TIMEF	R2/INPUT CAPTURE MODULES	. 64
	14.1	Capture Mode	. 64
	14.2	Compare Mode	. 69
	14.3	Reload Mode	. 69
15.	SERIA	L PORT (UART)	. 70
	15.1	MODE 0	. 70
	15.2	MODE 1	. 71
	15.3	MODE 2	. 73
	15.4	MODE 3	. 74
	15.5	Framing Error Detection	. 75
	15.6	Multiprocessor Communications	. 75
16.	SERIA	L PHERIPHERAL INTERFACE (SPI)	. 77
	16.1	General descriptions	. 77
	16.2	Block descriptions	. 77
	16.3	Functional descriptions	. 78
17.		O ACCESS PROTECTION	
18.		OARD INTERRUPT (KBI)	
19.	I/O PC	ORT CONFIGURATION	
	19.1	Quasi-Bidirectional Output Configuration	. 91



-		
19.3	Push-Pull Output Configuration	
OSCIL	LATOR	
20.1	On-Chip RC Oscillator Option	
20.2	External Clock Input Option	
20.3	CPU Clock Rate select	
POWE	R MONITORING FUNCTION	
21.1	Power On Detect	
21.2	Brownout Detect	
PULSE	E WIDTH MODULATED OUTPUTS (PWM)	
ANAL	DG-TO-DIGITAL CONVERTER	
23.1	ADC Resolution and Analog Supply:	100
ICP (II	N-CIRCUIT PROGRAM) FLASH PROGRAM	102
CONF	IG BITS	103
25.1	CONFIG1	103
25.2	CONFIG2	104
ABSO	LUTE MAXIMUM RATINGS	105
DC EL	ECTRICAL CHARACTERISTICS	106
27.1	The ADC Converter DC ELECTRICAL CHARACTERISTICS	107
AC EL	ECTRICAL CHARACTERISTICS	108
EXTE	RNAL CLOCK CHARACTERISTICS	108
AC SP	ECIFICATION	109
TYPIC	AL APPLICATION CIRCUITS	109
PACK	AGE DIMENSIONS	110
32.1	28-Lead SOP (300 mil)	110
32.2	48L LQFP (7x7x1.4mm footprint 2.0mm)	111
REVIS	ION HISTORY	112
	OSCIL 20.1 20.2 20.3 POWE 21.1 21.2 PULSE ANALC 23.1 ICP (IN CONF 25.1 25.2 ABSOI DC EL 27.1 AC EL 27.1 AC EL EXTER AC SP TYPIC PACKJ 32.1 32.2	19.3 Push-Pull Output Configuration OSCILLATOR



1. GENERAL DESCRIPTION

W79E834 is an 8-bit Turbo 51 microcontroller which has Flash EPROM which Flash EPROM can program by ICP (In Circuit Program) or by writer. The instruction sets of the W79E834 are fully compatible with the standard 8052. W79E834 contains a 8K bytes of main Flash EPROM; a 256 bytes of RAM; 256 bytes AUX-RAM; three 8-bit bi-directional, one 2-bit bi-directional and bit-addressable I/O ports; two 16-bit timer/counters; 8-channel multiplexed 10-bit A/D converter; 4-channel 10-bit PWM; one timer with input capture units; two serial ports that include a SPI and an enhanced full duplex serial port. These peripherals are supported by 13 sources four-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside W79E834 allow the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.

2. FEATURES

- Fully static design 8-bit Turbo 51 CMOS microcontroller up to 16MHz when VDD=4.5V to 5.5V, 12MHz when VDD=2.7V to 5.5V
- 8K bytes of Flash EPROM (AP Flash EPROM), with ICP and External Writer programmable mode
- 256 bytes of on-chip RAM
- 256 bytes of on-chip AUX-RAM
- Instruction-set compatible with MSC-51
- Three 8-bit bi-directional and one 2-bit bi-directional port
- Two 16-bit timer/counters
- One Timer with three input captures capability
- 13 interrupts source with four levels of priority
- One enhanced full duplex serial port with framing error detection and automatic address recognition
- The 4 outputs mode and TTL/Schmitt trigger selectable Port
- Programmable Watchdog Timer
- Four-channel 10-bit PWM (Pulse Width Modulator)
- Eight-channel multiplexed with 10-bits A/D converter
- One SPI with master/slave capability
- Eight keypad interrupt inputs
- Configurable on-chip oscillator
- Built-in power management
- LED drive capability (20mA) on all port pins
- Low Voltage Detect interrupt and reset
- Code protection
- Packages:
 - Lead Free (RoHS) SOP 28: W79E834ASG
 - Lead Free (RoHS) LQFP 48: W79E834ALG



3. PARTS INFORMATION LIST

3.1 Lead Free (RoHS) Parts information list

PART NO.	EPROM FLASH SIZE	RAM	AUX RAM	ADC	PWM	PACKAGE	REMARK
W79E834ASG	8KB	256B	256B	8x10Bit	4x10Bit	LQFP-48 Pin	
W79E834ASG	8KB	256B	256B	8x10Bit	4x10Bit	SOP-28 Pin	



4. PIN CONFIGURATION





PIN DESCRIPTION

SYMBOL	TYPE	DESCRIPTIONS
RST (P1.5)	Ι	RESET: A low on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1(P3.1)	I/O	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock or configurable I/O pin.
XTAL2(P3.0)	I/O	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1 or configurable I/O pin.
VSS	Р	GROUND: Ground potential
VDD	Р	POWER: SUPPLY: Supply voltage for operation.
P0.0-P0.7	I/O	PORT 0: Port 0 is four mode output pin and two mode input. Multifunction pins for T1, PWM2, ADC0-5 and KB0-KB7.
P1.0-P1.7	I/O	PORT 1: Port 1 is four mode output pin and two mode input. Multifunction pins for /RST, TXD & RXD, T0, INT0 , INT1 , PWM0-1 and STADC.
P2.0-P2.7	I/O	PORT 2: Port 2 is four mode output pin and two mode input. Multifunction pins for T2, PWM3, MOSI, MISO, \overline{SS} , SCLK and ADC6-7.

* **TYPE:** P: power, I: input, O: output, I/O: bi-directional.



5. FUNCTIONAL DESCRIPTION

W79E834 architecture consist of a 4T 8051 core controller surrounded by various registers, 8K bytes Flash EPROM, 256 bytes of RAM, 256 bytes Aux RAM, three general purpose I/O ports, two timer/counters, one UART serial port, one SPI, one timer with input capture units, 4 channel PWM with 10-bit counter, 8-channel multiplexed with 10-bit ADC analog input, Flash EPROM program by Writer and ICP.

5.1 On-Chip Flash EPROM

W79E834 includes one 8K bytes of main Flash EPROM for application program when operating the in-circuit programming features by the Flash EPROM itself which need Writer or ICP program board to program the Flash EPROM. This ICP (In-Circuit Programming) feature makes the job easy and efficient in which the application needs to update firmware frequently. In some applications, the in-circuit programming feature makes it possible that the end-user is able to easily update the system firmware by themselves without opening the chassis.

5.2 I/O Ports

W79E834 has three 8-bit and one 2-bit port, up to 25 I/O pins and 1 input pin (/RST is input only) using on-chip oscillator & /RST is input only by reset options. All ports can be used as four outputs mode when it may set by PxM1.y and PxM2.y registers, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as general I/O port as open drain circuit. All ports can be used bi-directional and these are as I/O ports. These ports are not true I/O, but rather are pseudo-I/O ports. This is because these ports have strong pull-downs and weak pull-ups.

5.3 Serial I/O

W79E834 has one serial port that is functionally similar to the serial port of the original 8032 family. However the serial port on W79E834 can operate in different modes in order to obtain timing similarity as well. The Serial port has the enhanced features of Automatic Address recognition and Frame Error detection.

The device also consists of another serial interface, SPI. This is a full duplex, synchronous communication bus supporting 2 operating modes: Master and Slave mode. It has a transfer complete flag. It also support overrun and mode fault status, and write collision protection mechanism.

5.4 Timers

The device has total three 16-bit timers; two 16-bit timers that have functions similar to the timers of the 8032 family, and third timer is capable to function as timer and also provide capture support. When used as timers, user has a choice to set 12 or 4 clocks per count that emulates the timing of the original 8032. Each timer's count value is stored in two SFR locations that can be written or read by software. There are also some other SFRs associated with the timers that control their mode and operation.



5.5 Interrupts

The Interrupt structure in W79E834 is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased.

5.6 Data Pointers

The data pointer of W79E834 is similar to standard 8052 that have dual 16-bit Data Pointers (DPTR) by setting DPS of AUXR1.0. The figure of dual DPRT is as below diagram.



5.7 Architecture

W79E834 is based on the standard 8052 device. It is built around an 8-bit ALU that uses internal registers for temporary storage and control of the peripheral devices. It can execute the standard 8052 instruction set.

5.7.1 ALU

The ALU is the heart of the W79E834. It is responsible for the arithmetic and logical functions. It is also used in decision making, in case of jump instructions, and is also used in calculating jump addresses. The user cannot directly use the ALU, but the Instruction Decoder reads the op-code, decodes it, and sequences the data through the ALU and its associated registers to generate the required result. The ALU mainly uses the ACC which is a special function register (SFR) on the chip. Another SFR, namely B register is also used in Multiply and Divide instructions. The ALU generates several status signals which are stored in the Program Status Word register (PSW).

5.7.2 Accumulator

The Accumulator (ACC) is the primary register used in arithmetic, logical and data transfer operations in W79E834. Since the Accumulator is directly accessible by the CPU, most of the high speed instructions make use of the ACC as one argument.

5.7.3 B Register

This is an 8-bit register that is used as the second argument in the MUL and DIV instructions. For all other instructions it can be used simply as a general purpose register.



5.7.4 Program Status Word:

This is an 8-bit SFR that is used to store the status bits of the ALU. It holds the Carry flag, the Auxiliary Carry flag, General purpose flags, the Register Bank Select, the Overflow flag, and the Parity flag.

5.7.5 Scratch-pad RAM

W79E834 has a 256 bytes on-chip scratch-pad RAM. These can be used by the user for temporary storage during program execution. A certain section of this RAM is bit addressable, and can be directly addressed for this purpose.

5.7.6 Stack Pointer

W79E834 has an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM in W79E834. Hence the size of the stack is limited by the size of this RAM.

5.7.7 MOVX AUX RAM

W79E834 has a 256 bytes AUX RAM of data space SRAM which is read/write accessible and is memory mapped. This on-chip SRAM is reached by the MOVX instruction. It is not used for executable memory. There is no conflict or overlap as they use different addressing modes and separate instructions.

5.8 **Power Management**

Power Management like the standard 8051/52, the W79E834 has IDLE and POWER DOWN modes of operation. In the IDLE mode, the clock to the CPU is stopped while the timers, serial ports and interrupt lock continue to operate. In POWER DOWN mode, all of the peripheral clocks are stopped, and chip operation stops completely. This mode consumes the least amount of power.



6. MEMORY ORGANIZATION

W79E834 separates the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.

6.1 Program Memory

The Program Memory on W79E834 can be up to 8K bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

6.2 Data Memory

W79E834 can read/write 256 bytes AUX RAM by the MOVX instruction. The data memory region is from 0000H to 00FFH.





6.3 Register Map

As mentioned before, W79E834 has separate Program and Data Memory areas. The on-chip 256 bytes scratch pad RAM is in addition to the external memory. There are also several Special Function Registers (SFRs) which can be accessed by software. The SFRs can be accessed only by direct addressing, while the on-chip RAM can be accessed by either direct or indirect addressing.



Since the scratch-pad RAM is only 256 bytes it can be used only when data contents are small. There are several other special purpose areas within the scratch-pad RAM. These are described as follows.



FFH									
				n alian -					
			I	ndirec	t RAIV	1			
80H									
7FH									
				Direct	DAM				
				Direct					
30H	L								
2FH	7F	7E	7D	7C	7B	7A	79	78	
2EH	77	76	75	74	73	72	71	70	
2DH	6F	6E	6D	6C	6B	6A	69	68	
2CH	67	66	65	64	63	62	61	60	
2BH	5F	5E	5D	5C	5B	5A	59	58	
2AH	57	56	55	54	53	52	51	50	
29H	4F	4E	4D	4C	4B	4A	49	48	
28H	47	46	45	44	43	42	41	40	
27H	3F	3E	3D	3C	3B	3A	39	38	
26H	37	36	35	34	33	32	31	30	
25H	2F	2E	2D	2C	2B	2A	29	28	
24H	27	26	25	24	23	22	21	20	
23H	1F	1E	1D	1C	1B	1A	19	18	
22H	17	16	15	14	13	12	11	10	
21H	0F	0E	0D	0C	0B	0A	09	08	
20H 1FH	07	06	05	04	03	02	01	00	
				Bar	nk 3				
18H 17H									
				Bar	nk 2				
10H 0FH									
				Bar	nk 1				
08H 07H									
				Bar	nk O				
00H									



6.4 Working Registers

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed ads Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at any one time W79E834 can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.

6.5 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

6.6 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.



7. SPECIAL FUNCTION REGISTERS

W79E834 uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes. The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where we wish to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. W79E834 contains all the SFRs present in the standard 8052. However some additional SFRs are added. In some cases the unused bits in the original 8052, have been given new functions. The Ist of the SFRs is as follows.

7.1 SFR Location Table

Table 1 Special Function Register Location Table

			0					
F8	IP1							
F0	В			SPCR	SPSR	SPDR	PADIDS	IP1H
E8	IE1							
E0	ACC	ADCCON	ADCH		CCL0	CCH0	CCL1	CCH1
D8	WDCON	PWMPL	PWM0L	PWM1L	PWMCON1	PWM2L	PWM3L	
D0	PSW	PWMPH	PWM0H	PWM1H		PWM2H	PWM3H	PWMCON3
C8	T2CON	T2MOD	RCAP2L	RCAP2H	TL2	TH2		
C0								ТА
B8	IP0	SADEN						
В0	P3	P0M1	P0M2	P1M1	P1M2	P2M1	P2M2	IP0H
A8	IE	SADDR						
A0	P2	KBI	AUXR1	CAPCON0	CAPCON1		CCL2	CCH2
98	SCON	SBUF					P3M1	P3M2
90	P1					DIVM		
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH				PCON

Note: 1. The SFRs in the column with dark borders are bit-addressable

2. The table is condensed with eight locations per row. Empty locations indicate that these are no registers at these addresses.



7.2 SFR Detail Bit Descriptions

PORT 0



P0.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

Bit	Name	Function
7	P0.7	T1 or KB7 pin
6	P0.6	ADC5 or KB6
5	P0.5	ADC4 or KB5 or Clock (ICP function) pin
4	P0.4	ADC3 or KB4 or Data (ICP function) pin
3	P0.3	ADC2 or KB3 pin
2	P0.2	ADC1 or KB2 pin
1	P0.1	ADC0 or KB1 pin
0	P0.0	PWM 2 or KB0 pin

STACK POINTER



Mnemonic: SP

Address: 81h

The Stack Pointer stores the Scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.

DATA POINTER LOW



This is the low byte of the standard 8052 16-bit data pointer.

DATA POINTER HIGH

Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0
N	Inemonic:	DPH					Ado	dress: 83h

This is the high byte of the standard 8052 16-bit data pointer.

This is the high byte of the DPTR1 16-bit data pointer.



POWER CONTROL

	Bit:	7	6	5	4	3	2	1	0	-		
		SMOD	SMOD SMODO BOF POR GF1 GF0 PD IDL									
	Mnemonic: PCON Address: 87h											
Bit	Name	Function										
7	SMOD	1: This bit	doubles the	e serial p	ort baud i	rate in mo	de 1, 2, ar	nd 3 wher	n set to 1.			
6	SMOD0	0: Framing 8052 funct	g Error Det tion).	ection Di	sable. SC	CON.7 (SN	/IO/FE) bit	is used a	as SM0 (s	standard		
		1: Framing	g Error Dete	ection En	able. SC	ON.7 (SM	0/FE) bit is	s used as	FE status	s flag.		
		0: Cleared	by softwar	e.								
5	BOF	1: Set aut power on.	tomatically	when a	brownout	t reset or	interrupt	has occu	urred. Als	o set at		
4		0: Cleared	bit softwar	e.								
4	POR	1: Set auto	omatically v	vhen a p	ower-on r	eset has c	occurred.					
3	GF1	These two	bits are ge	eneral pu	rpose use	er flags.						
2	GF0	These two	bits are ge	eneral pu	rpose use	er flags.						
1	PD	•	: Setting this bit causes the W79E834 to go into the POWER DOWN mode. In this node all the clocks are stopped and program execution is frozen.									
0	IDL	clock to th	Setting this bit causes the W79E834 to go into the IDLE mode. In this mode the ock to the CPU is stopped, so program execution is frozen. But the clock to the erial, timer and interrupt blocks is not stopped, and these blocks continue operating.									

TIMER CONTROL

Bit:	7	6	5	4	3	2	1	0
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
								-

Mnemonic: TCON

Address: 88h

Bit	Name	Function
7	TF1	Timer 1 overflow flag: This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
6	TR1	Timer 1 run control: This bit is set or cleared by software to turn timer/counter on or off.
5	TF0	Timer 0 overflow flag: This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
4	TR0	Timer 0 run control: This bit is set or cleared by software to turn timer/counter on or off.



Continued.

	3 IE1	Interrupt 1 Edge Detect: Set by hardware when an edge/level is detected on $\overline{\text{INT1}}$.
3		This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise, it follows the inverse of the pin.
2	IT1	Interrupt 1 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.
1	IE0	Interrupt 0 Edge Detect: Set by hardware when an edge/level is detected on $\overline{\text{INT0}}$. This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	IT0	Interrupt 0 type control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

TIMER MODE CONTROL

Bit:

7	6	5	4	3	2	1	0
GATE	C/T	M1	M0	GATE	C/T	M1	M0
	Timer/C	ounter 1			Timer/C	ounter 0	

Mnemonic: TMOD

Address: 89h

BIT	NAME	FUNCTION
		Timer/counter 1 gating control: When this bit is set, Timer/counter 1 is enabled only
7	GATE	while INT1 pin is high and TR1 control bit is set. When cleared, Timer 1 is enabled whenever TR1 control bit is set.
6	C/T	Timer/Counter 1 Select: When cleared, the timer is incremented by internal clocks. When set, the timer counts high-to-low edges of the T1 pin.
5	M1	Timer1 Mode Select bit1: See table below.
4	M0	Timer1 Mode Select bit0: See table below.
		Timer/counter 0 gating control: When this bit is set, Timer/counter 0 is enabled only
3	GATE	while INTO pin is high and TRO control bit is set. When cleared, Timer 0 is enabled whenever TRO control bit is set.
2	C/T	Timer/Counter 0 Select: When cleared, the timer is incremented by internal clocks. When set, the timer counts high-to-low edges of the T0 pin.
1	M1	Timer0 Mode Select bit1: See table below.
0	M0	Timer0 Mode Select bit0: See table below.

M1, M0: Mode Select bits:

M1	M0	Mode
0	0	Mode 0: 8-bits with 5-bit pre-scale.
0	1	Mode 1: 18-bits, no pre-scale.
1	0	Mode 2: 8-bits with auto-reload from THx
1	1	Mode 3: (Timer 0) TL0 is an 8-bit timer/counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits. (Timer 1) Timer/counter is stopped.



TIMER 0 LSB								
Bit:	7	6	5	4	3	2	1	0
	TL0.7	TL0.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0
Ν	/Inemonic:	: TLO				A	ddress: 8/	\h
TL0.7-0: Timer 0	LSB							
TIMER 1 LSB								
Bit:	7	6	5	4	3	2	1	0
	TL1.7	TL1.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0
Ν	/Inemonic:	TL1				A	ddress: 8	3h
TL1.7-0: Timer 1	LSB							
TIMER 0 MSB								
Bit:	7	6	5	4	3	2	1	0
	TH0.7	TH0.6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.0
Ν	/Inemonic:	TH0				A	ddress: 80	Ch
TH0.7-0: Timer 0	MSB							
TIMER 1 MSB								
Bit:	7	6	5	4	3	2	1	0
	TH1.7	TH1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.0
Ν	/Inemonic:	TH1				A	ddress: 8[Dh
TH1.7-0: Timer 1 MSB								
Clock Control								
Bit:	7	6	5	4	3	2	1	0
	-	CCDI	V[1:0]	T1M	TOM	-	-	-
Mnemonic: CKCON					Ado	dress: 8Eh		



Bit	Name	Function				
7	-	Reserved	Reserved			
		Timer 2 clo	ck selec	:t:		
		CCDIV[1]	CCDIV[0]		
6:5	CCDIV.1-0	0	0	: Timer 2 clock = Fosc		
0.5	CCDIV. I-0	0	1	: Timer 2 clock = Fosc/4		
		1	0	: Timer 2 clock = Fosc/16		
		1	1	: Timer 2 clock = Fosc/32		
		Timer 1 clo	ck selec	st:		
4	T1M	0: Timer 1 uses a divide by 12 clocks.				
		1: Timer 1 uses a divide by 4 clocks.				
		Timer 0 clock select:				
3	TOM	0: Timer 0 uses a divide by 12 clocks.				
		1: Timer 0 uses a divide by 4 clocks.				
2:0	-	Reserved				

PORT 1



Mnemonic: P1

Address: 90h

P1.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

Bit	Name	Function			
7	P1.7	1 1 Pin			
6	P1.6	0 Pin			
5	P1.5	RST Pin or Input Pin by alternative			
4	P1.4	NT1 interrupt or STADC			
3	P1.3	NT0 interrupt			
2	P1.2	Timer 0			
1	P1.1	RXD of Serial port			
0	P1.0	TXD of Serial port			



Divider Clock

Divider Clock							
	Bit:	7 6 5 4 3 2 DIVM.7 DIVM.6 DIVM.5 DIVM.4 DIVM.3 DIVM.2 DI	1 0				
	VM.1 DIVM.0						
Mnemonic: DIVM Address: 95h							
The I	DIVM regis	er is clock divider of uC.					
SER		T CONTROL					
	Bit:	7 6 5 4 3 2	1 0				
		SM0/FE SM1 SM2 REN TB8 RB8	TI RI				
		Mnemonic: SCON Addre	ess: 98h				
Bit	Name	Function					
7	SM0/FE	Serial port 0, Mode 0 bit or Framing Error Flag: The SMOD0 bit letermines whether this bit acts as SM0 or as FE. The operatic pelow. When used as FE, this bit will be set to indicate an inval nust be manually cleared in software to clear the FE condition.	on of SM0 is described id stop bit. This bit				
6	SM1	Serial port Mode bit 1:Mode: SM0 SM1 DescriptionLength Baud rate000101210210314324151644151644164415161416141 <tr< td=""></tr<>					
5	SM2	3 1 1 Asynchronous 11 Variable Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, the SM2 bit controls the serial port clock. If set to 0, then the serial port runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.					
4	REN	Receive enable: When set to 1 serial reception is enabled, othe lisabled.	erwise reception is				
3	TB8	This is the 9th bit to be transmitted in modes 2 and 3. This bit is software as desired.	s set and cleared by				
2	RB8	In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0 it has no function.					
1	TI	Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.					
0	RI	Receive interrupt flag: This flag is set by hardware at the end of node 0, or halfway through the stop bits time in the other mode eception. However the restrictions of SM2 apply to this bit. This only by software.	es during serial				

Address: 9Eh



SERIAL DATA BUFFER

	Bit:	7	6	5	4	3	2	1	0	
		SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0	
		Mnemonic	: SBUF				Ad	ddress: 99	9h	
Bit	Name	Function	unction							
7~0	SBUF	Serial data on the serial port is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write								

Port 3 Output Mode 1 Bit:



Mnemonic: P3M1

access is to the transmit data buffer.

Bit	Name	Function
7	P3S	1: Enables Schmitt trigger inputs on Port 3.
6	P2S	1: Enables Schmitt trigger inputs on Port 2.
5	P1S	1: Enables Schmitt trigger inputs on Port 1.
4	P0S	1: Enables Schmitt trigger inputs on Port 0.
3	T10E	1: The P0.7 pin is toggled whenever Timer 1 overflows. The output frequency is therefore one half of the Timer 1 overflow rate.
2	T0OE	1: The P1.2 pin is toggled whenever Timer 0 overflows. The output frequency is therefore one half of the Timer 0 overflow rate.
1	P3M1.1	To control the output configuration of P3.1.
0	P3M1.0	To control the output configuration of P3.0.

Port 3 Output Mode 2



Bit	Name	Function
7~3	-	Reserved
2	ENCLK	1: To use the on-chip RC oscillator, a clock output is enabled on the XTAL2 pin.
1	P3M2.1	See as below table.
0	P3M2.0	See as below table.



	Port Output Configuration Settings:						
P3M1.y	P3M2.y	Port Input/Output Mode					
0	0	Quasi-bidirectional					
0	1	Push-Pull					
1	0	Input Only (High Impedance)					
1	1	Open Drain					

PORT 2



P2.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

Keyboard Interrupt



Mnemonic: KBI

Address: A1h

Keyboard interrupt enable.

Bit	Name	Function
7	KBI.7	1: Enable P0.7 as a cause of a Keyboard interrupt.
6	KBI.6	1: Enable P0.6 as a cause of a Keyboard interrupt.
5	KBI.5	1: Enable P0.5 as a cause of a Keyboard interrupt.
4	KBI.4	1: Enable P0.4 as a cause of a Keyboard interrupt.
3	KBI.3	1: Enable P0.3 as a cause of a Keyboard interrupt.
2	KBI.2	1: Enable P0.2 as a cause of a Keyboard interrupt.
1	KBI.1	1: Enable P0.1 as a cause of a Keyboard interrupt.
0	KBI.0	1: Enable P0.0 as a cause of a Keyboard interrupt.

AUX Function Register 1





Bit	Name	Function
		Keyboard Interrupt Flag:
7	KBF	1: When any pin of port 0 that is enabled for the Keyboard Interrupt function goes low. Must be cleared by software.
		Brown Out Disable:
6	BOD	0: Enable Brownout Detect function.
		1: Disable Brownout Detect function and save power.
		Brown Out Interrupt:
5	BOI	0: Disable Brownout Detect Interrupt function.
Ŭ		1: This prevents brownout detection from causing a chip reset and allows the Brownout Detect function to be used as an interrupt.
		Low Power Brown Out Detect control:
4		0: When BOD is enable, the Brown Out detect is always turned on by normal run or Power Down mode.
		1: When BOD is enable, the 1/16 time will be turned on Brown Out detect circuit by Power Down mode. When uC is entry Power Down mode, the BOD will enable internal RC OSC(2MHz~0.5MHZ)
3	ODOT	Software reset:
3	SRST	1: Reset the chip as if a hardware reset occurred.
2	ADCEN	0: Disable ADC circuit.
2	ADCEN	1: Enable ADC circuit.
1	RCCLK	0: The CPU clock is used as ADC clock.
	RUULK	1: The internal RC clock is used as ADC clock.
		Dual Data Pointer Select
0	DPS	0: To select DPTR of standard 8051.
		1: To select DPTR1

Capture Control 0 register



Mnemonic: CAPCON0



Bit	Name	Function
7-6	CCT2[1:0]	Capture 2 edge select. CCT2[1:0] : 00 : Rising edge trigger 01 : Falling edge trigger 10 : Both rising and falling edge trigger 11 : Reserved
5-4	CCT1[1:0]	Capture 1 edge select. CCT1[1:0] : 00 : Rising edge trigger 01 : Falling edge trigger 10 : Both rising and falling edge trigger 11 : Reserved
3-2	CCT0[1:0]	Capture 0 edge select. CCT0[1:0] : 00 : Rising edge trigger 01 : Falling edge trigger 10 : Both rising and falling edge trigger 11 : Reserved
1-0	CCLD[1:0]	Reload trigger select. CCLD[1:0] : 00 : Timer 2 overflow 01 : Reload by capture 0 block 10 : Reload by capture 1 block 11 : Reload by capture 2 block

Capture Control 1 register

CPTF0

0



External capture/reload 0 interrupt flag



Input Capture 2 low register

Mne	monic: CCL2	Address: A6h
Bit	Name	Function
7-0	CCL2[7:0]	Capture 2 low byte

Input Capture 2 high register

Mne	monic: CCH2	Address: A7h
Bit	Name	Function
7-0	CCH2[7:0]	Capture 2 high byte

INTERRUPT ENABLE



Mnemonic: IE

Address: A8h

Bit	Name	Function
7	EA	Global enable. Enable/Disable all interrupts.
6	EADC	Enable ADC interrupt.
5	EBO	Enable Brown Out interrupt.
4	ES	Enable Serial Port 0 interrupt.
3	ET1	Enable Timer 1 interrupt.
2	EX1	Enable external interrupt 1.
1	ET0	Enable Timer 0 interrupt.
0	EX0	Enable external interrupt 0.

SLAVE ADDRESS



Bit		Function
7	SADDR	The SADDR should be programmed to the given or broadcast address for serial port 0 to which the slave processor is designated.



PORT 3



P3.1-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

Bit	Name	Function
7:2	-	Reserved.
1	P3.1	X1 or I/O Pin by alternative
0	P3.0	X2 or CLKOUT or I/O pin by alternative.

Port 0 Output Mode 1

Bit:	7	6	5	4	3	2	1	0
	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0
	Mnemonic:	P0M1					Ado	dress: B1h
Port 0 Outpu	t Mode 2							
Bit:	7	6	5	4	3	2	1	0
	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0
	Mnemonic:	P0M2					Ado	dress: B2h
Port 1 Outpu	t Mode 1							
-								
Bit:	7	6	5	4	3	2	1	0
	P1M1.7	P1M1.6	-	P1M1.4	P1M1.31	P1M1.2	P1M1.1	P1M1.0
	Mnemonic:	P1M1					Add	dress: B3h
Port 1 Outpu	t Mode 2							
Bit:	7	6	5	4	3	2	1	0
	P1M2.7	P1M2.6	-	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0
	Mnemonic:	P1M2					Ado	dress: B4h

Port 2 Output Mode 1

Bit:	7	6	5	4	3	2	1	0
	P2M1.7	P2M1.6	P2M1.5	P2M1.4	P2M1.3	P2M1.2	P1M1.1	P1M1.0
r	Inemonic:	P2M1					Ado	dress: B5h



Port 2 Output Mode 2

	Bit:	7	6	5	4	3	2	1	0	
		P2M2.7	P2M2.6	P2M2.5	P2M2.4	P2M2.3	P2M2.2	P2M2.1	P2M2.0	
		Mnemonic	: P2M2					Ado	dress: B6h	
			Po	rt Output	Configurat	tion Settin	gs:			
		P2M1.y		2M2.y		ort Input/	Output Mo			
		0		0			directiona	l		
		0		1			h-Pull	, , , , , , , , , , , , , , , , , , ,		
		1		0	Inpu	ut Only (H	· ·	lance)		
		1		1		Oper	n Drain			
nte	rrupt Hic	h Priority	,							
	Bit:	7	6	5	4	3	2	1	0	
	-	-	PADCH	PBOH	PSH	PT1H	PX1H	PT0H	PX0H	
		Mnemonic	: IP0H					Ado	dress: B7h	
Bit	Name	Function								
7	-	This bit is u	ın-implem	ented and	d will read	high.				
6	PADCH	1: To set in	terrupt hig	h priority	of ADC is	highest p	riority leve	el.		
5	PBOH	1: To set in	terrupt hig	h priority	of Brown	Out Detec	ctor is high	nest priori	ty level.	
	 5 PBOH 1: To set interrupt high priority of Brown Out Detector is highest priority level. 4 PSH 1: To set interrupt high priority of Serial port 0 is highest priority level. 									
4		1: Ro set interrupt high priority of Timer 1 is highest priority level.								
4	PT1H	1: Ro set in	nerrupt niç	gir priority	1: To set interrupt high priority of External interrupt 1 is highest priority level.					
	PT1H PX1H				of Externa	al interrup	t 1 is high	est priorit	y level.	
3			terrupt hig	h priority				-	y level.	

Interrupt Priority0



Mnemonic: IP0

Address: B8h

Bit	Name	Function
7	-	This bit is un-implemented and will read high.
6	PADC	1: To set interrupt priority of ADC is higher priority level.
5	PBO	1: To set interrupt priority of Brown Out Detector is higher priority level.
4	PS	1: To set interrupt priority of Serial port 0 is higher priority level.
3	PT1	1: To set interrupt priority of Timer 1 is higher priority level.
2	PX1	1: To set interrupt priority of External interrupt 1 is higher priority level.
1	PT0	1: To set interrupt priority of Timer 0 is higher priority level.
0	PX0	1: To set interrupt priority of External interrupt 0 is higher priority level.



SLAVE ADDRESS MASK ENABLE Bit: 7 6 5 2 0 4 3 1 **Mnemonic: SADEN** Address: B9h Bit Function Name This register enables the Automatic Address Recognition feature of the Serial port 0. When a bit in the SADEN is set to 1, the same bit location in SADDR will be compared with the incoming serial data. When SADEN is 0, then the bit becomes a "don't care" 7~0 SADEN in the comparison. This register enables the Automatic Address Recognition feature of the Serial port 0. When all the bits of SADEN are 0, interrupt will occur for any incoming address.

TIMED ACCESS



Mnemonic: TA

Address: C7h

Bit	Name	Function
		The Timed Access register:
7~0	ТА	The Timed Access register controls the access to protected bits. To access protected bits, the user must first write AAH to the TA. This must be immediately followed by a write of 55H to TA. Now a window is opened in the protected bits for three machine cycles, during which the user can write to these bits.

TIMER 2 CONTROL



Mnemonic: T2CON

Address: C8h

Bit	Name	Function
7	TF2	Timer 2 overflow flag. This bit is set when Timer 2 overflows. It is also set when the count is equal to the capture register in compare mode. It is cleared only by software. Software can also set this bit.
6~3	-	Reserved
2		Timer 2 Run Control. This bit enables/disables the operation of timer 2. Halting this will preserve the current count in TH2, TL2.
1	-	Reserved



Capture/Reload Select. This bit determines whether the compare or reload function will be used for timer 2. If the bit is 0 then auto reload will occur when timer 2 0 $CP/\overline{RL2}$ overflows. And reload will be from RCAP register if ENLD = 1, else the timer 2 will be reloaded with 0. If this bit is 1, when timer 2 value matches RCAP value, timer 2 will reset to 0.

TIMER 2 MODE CONTROL

Bit:	7	6	5	4	3	2	1	0
	ENLD	ICEN2	ICEN1	ICEN0	T2CR	-	-	-

1	0	5	-	0	4	1	,
ENLD	ICEN2	ICEN1	ICEN0	T2CR	-	-	
		A	0.01				

Mnemonic: T2MOD	Address: C9h	

Bit	Name	Function
7	ENLD	Enable reload from RCAP2 registers to timer 2 counters.
6	ICEN2	Capture 2 External Enable. This bit enables the capture/reload function on the T2 pin. An edge trigger (programmable by CAPCON0.CCT2[1:0] bits) detected on the T2 pin will result in capture from free running timer 2 counters to input capture 2 registers, and reload from RCAP2 registers to timer 2 counters if ENLD = 1 and CMP/RL2 = 0.
5	ICEN1	Capture 1 External Enable. This bit enables the capture/reload function on the T1 pin. An edge trigger (programmable by CAPCON0.CCT1[1:0] bits) detected on the T1 pin will result in capture from free running timer 2 counters to input capture 1 registers, and reload from RCAP2 registers to timer 2 counters if ENLD = 1 and CMP/RL2 = 0.
4	ICEN0	Capture 0 External Enable. This bit enables the capture/reload function on the T0 pin. An edge trigger (programmable by CAPCON0.CCT0[1:0] bits) detected on the T0 pin will result in capture from free running timer 2 counters to input capture 0 registers, or and reload from RCAP2 registers to timer 2 counters if ENLD = 1 and CMP/RL2 = 0.
3	T2CR	Timer 2 Capture Reset. In the Timer 2 Capture Mode this bit enables/disables hardware automatically reset timer 2 while the value in TL2 and TH2 have been transferred into the capture register.
2~0	-	Reserved

TIMER 2 RELOAD LSB

Bit:	7	6	5	4	3	2	1	0
	RCAP2L.	RCAP2L.	RCAP2L.	RCAP2L.	RCAP2L.	RCAP2L.	RCAP2L.	RCAP2L.
	7	6	5	4	3	2	1	0
Ν	/Inemonic:	RCAP2L		Addres	s: CAh			

RCAP2L Timer 2 Reload LSB: This register is LSB of a 16-bit reload value when timer 2 is configured in reload mode. During compare mode, this register is a compare register. See CMP/RL2 for reload/compare mode.

TIMER 2 RELOAD MSB

Bit:	7	6	5	4	3	2	1	0
	RCAP2H							
	.7	.6	.5	.4	.3	.2	.1	.0



Mnemonic: RCAP2H Addr

Address: CBh

RCAP2H Timer 2 Reload MSB: This register is MSB of a 16-bit reload value when timer 2 is configured in reload mode. During compare mode, this register is a compare register. See CMP/RL2 for reload/compare mode.

TIMER 2 LSB

Bit:

7	6	5	4	3	2	1	0
TL2.7	TL2.6	TL2.5	TL2.4	TL2.3	TL2.2	TL2.1	TL2.0
	-						

Mnemonic: TL2 Address: CCh

TL2 Timer 2 LSB

TIMER 2 MSB

Bit:	7	6	5	4	3	2	1	0
	TH2.7	TH2.6	TH2.5	TH2.4	TH2.3	TH2.2	TH2.1	TH2.0

Mnemonic: TH2 Address: CDh

TH2 Timer 2 MSB

PROGRAM STATUS WORD



Mnemonic: PSW

Address: D0h

Bit	Name	Function
7	CY	Carry flag: Set for an arithmetic operation which results in a carry being generated from the ALU. It is also used as the accumulator for the bit operations.
6	AC	Auxiliary carry: Set when the previous operation resulted in a carry from the high order nibble.
5	F0	User flag 0: The General purpose flag that can be set or cleared by the user.
4	RS1	Register bank select bits:
3	RS0	Register bank select bits:
2	OV	Overflow flag: Set when a carry was generated from the seventh bit but not from the 8th bit as a result of the previous operation, or vice-versa.
1	F1	User Flag 1: The General purpose flag that can be set or cleared by the user by software.
0	Ρ	Parity flag: Set/cleared by hardware to indicate odd/even number of 1's in the accumulator.



RS.1-0: Register bank select bits:									
RS1	Address								
0	0	0	00-07h						
0	1	1	08-0Fh						
1	0	2	10-17h						
1	1	3	18-1Fh						

PWM Counter High Bits Register



Mnemonic: PWMPH

Address: D1h

Bit	Name	Function
7~2	-	Reserved
	PWMP.9	
1~0	~	The PWM Counter Register bit9~8.
	PWMP.8	

PWM 0 High Bits Register



Mnemonic: PWM0H

Address: D2h

Bit	Name	Function
7~2	-	Reserved
1~0	PWM0.9 ~ PWM0.8	The PWM 0 Register bit 9~8.

PWM 1 High Bits Register



Mnemonic: PWM1H

Address: D3h

Bit	Name	Function
7~2	-	Reserved
1~0	PWM1.9 ~	The PWM1 Register bit 9~8.
1 0	PWM1.8	



PWM 2 High Bits Register

	Bit:	7	6	5	4	3	2	1	0	
		-	-	-	-	-	-	PWM2.9	PWM2.8	
Mnemonic: PWM2H Address: D5h										
Bit	Name	Fi	Function							
7~2	-	R	Reserved							
1~0	PWM2. ~ PWM2.	T	The PWM2 Register bit 9~8.							

PWM 3 High Bits Register



Mnemonic: PWM3H

Address: D6h

Bit	Name	Function
7~2	-	Reserved
1~0	PWM3.9 ~	The PWM3 Register bit 9~8.
	PWM3.8	

PWM Control Register 3

Bit:	7	6	5	4	3	2	1	0
	PWM3OE	PWM2OE	PWM10E	PWM00E	-	-	-	-

Mnemonic: PWMCON3

Address: D7h

Bit	Name	Function
		PWM3 output enable bit.
7	PWM3OE	0: PWM3 output disabled.
		1: PWM3 output enabled.
		PWM2 output enable bit.
6	PWM2OE	0: PWM2 output disabled.
		1: PWM2 output enabled.
		PWM1 output enable bit.
5	PWM10E	0: PWM1 output disabled.
		1: PWM1 output enabled.
		PWM0 output enable bit.
4	PWM0OE	0: PWM0 output disabled.
		1: PWM0 output enabled.
3~0	-	Reserved



WATCHDOG CONTROL

Bit:	7	6	5	4	3	2	1	0
	WDRUN	-	WD1	WD0	WDIF	WTRF	EWRST	WDCLR

Mnemonic: WDCON

Address: D8h

Bit	Name	Function
7	WDRUN	0: The Watchdog is stopped
'	WDRUN	1: The Watchdog is running.
6	-	Reserved.
5	WD1	Watchdog Timer times selected.
4	WD0	Watchdog Timer times selected.
		Watchdog Timer Interrupt flag
3	WDIF	0: If the interrupt is not enabled, then this bit indicates that the time-out period has elapsed. This bit must be cleared by software.
		1: If the watchdog interrupt is enabled, hardware will set this bit to indicate that the watchdog interrupt has occurred.
		Watchdog Timer Reset flag
2	WTRF	1: Hardware will set this bit when the watchdog timer causes a reset. Software can read it but must clear it manually. A power-fail reset will also clear the bit. This bit helps software in determining the cause of a reset. If EWRST = 0, the watchdog timer will have no affect on this bit.
1	EWRST	0: Disable Watchdog Timer Reset.
I	EWROI	1: Enable Watchdog Timer Reset.
		Reset Watchdog Timer
0	WDCLR	This bit helps in putting the watchdog timer into a know state. It also helps in resetting the watchdog timer before a time-out occurs. Failing to set the EWRST before time-out will cause an interrupt (if EWDI (IE.4) is set), and 512 clocks after that a watchdog timer reset will be generated (if EWRST is set). This bit is self-clearing by hardware.

The WDCON SFR is set to a 0x000000B on a reset. WTRF (WDCON.2) is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF (WDCON.2) is not altered by an external reset. EWRST (WDCON.1) is set to 0 on all resets.

All the bits in this SFR have unrestricted read access. EWRST, WDIF and WDCLR require Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description.

TA REG C7H WDCON REG D8H

MOV TA, #AAH



SETB WDCON.0 ; Reset watchdog timer

ORL WDCON, #00110000B ; Select 26 bits watchdog timer

- MOV TA, #AAH
- MOV TA, #55H
- ORL WDCON, #00000010B ; Enable watchdog

PWM Counter Low Bits Register

Bit: 7 6 5 4 3 2 1 0 PWMP.7 PWMP.6 PWMP.5 PWMP.4 PWMP.3 PWMP.2 PWMP.1 PWMP.0

Mnemonic: PWMPL

Address: D9h

Bit	Name	Function
7~0	PWMP.7 ~	PWM Counter Low Bits Register.
1 0	PWMP.0	

PWM 0 Low Bits Register

Bit: 7 6 5 4 3 2 1 0 PWM0.7 PWM0.6 PWM0.5 PWM0.4 PWM0.3 PWM0.2 PWM0.1 PWM0.0

Mnemonic: PWM0L

Address: DAh

Bit	Name	Function
7~0	PWM0.7 ~	PWM 0 Low Bits Register.
, °	PWM0.0	

PWM 1 Low Bits Register

Bit:	7	6	5	4	3	2	1	0
	PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0

Mnemonic: PWM1I

Address: DBh

Bit	Name	Function
7~0	PWM1.7 ~ PWM1.0	PWM 1 Low Bits Register.

PWM Control Register 1





Bit	Name	Function
7		0: The PWM is not running.
7	PWMRUN	1: The PWM counter is running.
6	Lood	0: The registers value of PWMP and Comparators are never loaded to counter and Comparator registers.
	Load	1: The PWMP register will be load value to counter register after counter underflow, and hardware will clear by next clock cycle.
	5 PWMF	PWM underflow flag.
5		0: No underflow.
		1: PWM 10-bit down counter underflows (PWM interrupt is requested if PWM interrupt is enabled).
4	CLRPWM	1: Clear 10-bit PWM counter to 000H.
3	PWM3I	0: PWM3 output is non-inverted.
3		1: PWM3 output is inverted.
2	PWM2I	0: PWM2 output is non-inverted.
2		1: PWM2 output is inverted.
1	PWM1I	0: PWM1 output is non-inverted.
		1: PWM1 output is inverted.
0	PWM0I	0: PWM0 output is non-inverted.
U		1: PWM0 output is inverted.

PWM 2 Low Bits Register

Bit:	7	6	5	4	3	2	1	0
	PWM2.7	PWM2.6	PWM2.5	PWM2.4	PWM2.3	PWM2.2	PWM2.1	PWM2.0

Mnemonic: PWM2L

Address: DDh

Bit	Name	Function
7:0	PWM2.7 ~ PWM2.0	PWM 2 Low Bits Register.

PWM 3 Low Bits Register

Bit:	7	6	5	4	3	2	1	0
	PWM3.7	PWM3.6	PWM3.5	PWM3.4	PWM3.3	PWM3.2	PWM3.1	PWM3.0

Mnemonic: PWM3L

Address: DEh

Bit	Name	Function
7~0	PWM3.7 ~	PWM 3 Low Bits Register.
/ 0	PWM3.0	


ACCUMULATOR

Bit:	7	6	5	4	3	2	1	0
	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
Mnemonic: ACC						Ad	ddress: E	Dh

ACC.7-0: The A (or ACC) register is the standard 8052 accumulator.

ADC CONTROL REGISTER

Bit:	7	6	5	4	3	2	1	0
	ADC.1	ADC.0	ADCEX	ADCI	ADCS	AADR2	AADR1	AADR0

Mnemonic: ADCCON

Address: E1h

Bit	Name	Function				
7	ADC.1	The ADC conversion result.				
6	ADC.0	The ADC conversion result.				
		0: Disable external start of conversion by P1.4.				
5	ADCEX	1: Enable external start of conversion by P1.4. The STADC signal al least 1 machine cycle.				
		0: The ADC is not busy.				
4	ADCI	1: The ADC conversion result is ready to be read. An interrupt is invoked if it is enabled. It cannot be set by software.				
3	ADCS	0: The ADC is converted.				
3	ADC3	1: The ADC is converting. Clear by hardware after ADC is converted.				
2	AADR2	The ADC input select.				
1	AADR1	The ADC input select.				
0	AADR0	The ADC input select.				

ADCI	ADCS	ADC status
0	0	ADC not busy; A conversion can be started.
0	1	ADC busy; Start of a new conversion is blocked
1	0	Conversion completed; Start of a new conversion requires ADCI = 0
1	1	Conversion completed; Start of a new conversion requires ADCI = 0

If ADC is cleared by software while ADCS is set at the same time, a new A/D conversion with the same channel number may be started. But it is recommended to reset ADCI before ADCS is set.

AADR2	AADR2 AADR1		Selected Analog Channel					
0	0	0	ADC0					
0	0	1	ADC1					
0	1	0	ADC2					



0	1	1	ADC3
1	0	0	ADC4
1	0	1	ADC5
1	1	0	ADC6
1	1	1	ADC7

Note: The AADR(n) bits can only be changed when ADCI and ADCS are both zero.

ADC CONVERTER RESULT REGISTER



Mnemonic: ADCH

Address: E2h

Bit	Name	Function
7~0	ADC.9 ~ADC.2	The ADC conversion result.

Input Capture 0 low register

Mnemonic: CCL0

 Bit
 Name
 Function

 7~0
 CCL0[7:0]
 Capture 0 low byte

Input Capture 0 high register

Mnemonic: CCH0

Bit	Name	Function
7~0	CCH0[7:0]	Capture 0 high byte

Input Capture 1 low register

Mnemonic: CCL1

Address: E6h

Address: E7h

Address: E4h

Address: E5h

Bit	Name	Function
7~0	CCL1[7:0]	Capture 1 low byte

Input Capture 1 high register

Mnemonic: CCH1

 Bit
 Name
 Function

 7~0
 CCH1[7:0]
 Capture 1 high byte



Inte	runt En	able Regis	tor 1							
inter	Bit:	7	6	5	4	3	2	1	0	
		ECPTF	ET2	EPWM	EWDI	ESPI	-	EKB	-	
		Mnemonic:	IE1				A	ddress: E	8h	
Bit	Name Function									
7	ECPTF	0: Disable c	apture in	terrupts.						
		1: Enable ca	apture int	errupts.						
6	ET2	0: Disable T	imer 2 In	terrupt.						
		1: Enable T	imer 2 In	errupt.						
5	EPWM	0: Disable F	WM Inte	rrupt whei	n PWM do	wn count	er underfl	OW.		
		1: Enable P	WM Inter	rupt wher	PWM do	wn counte	er underflo	ow.		
4	EWDI	0: Disable V	Vatchdog	Timer Int	errupt.					
		1: Enable W	1: Enable Watchdog Timer Interrupt.							
3	ESPI	0: Disable S	D: Disable SPI Interrupt.							
		1: Enable S	1: Enable SPI Interrupt.							
2	-	Reserved.	Reserved.							
1	EKB	0: Disable K	Keypad In	terrupt.						
		1: Enable K	eypad Int	errupt.						
0	-	Reserved.								

B REGISTER



B.7-0: The B register is the standard 8052 register that serves as a second accumulator.

SERIAL PERIPHERAL CONTROL REGISTER

Bit:	7	6	5	4	3	2	1	0
	SSOE	SPE	LSBFE	MSTR	CPOL	CPHA	SPR1	SPR0

Mnemonic: SPCR

Address: F3h



Serial Peripheral Control Register (SPCR)

Bit	Name	Function							
7	SSOE	Slave Select Output Enable Bit.							
		The \overline{SS} output feature is enabled only in master mode by asserting the SSOE bit. \overline{SS} input not effected by SSOE when the device in slave mode.							
		0: SS inp	out (with m	ode fault)					
		1: SS out	tput (no m	ode fault)					
		DRSS	SSOE	Master Mode	Slave Mode				
		0	0	SS input (With Mode Fault)	SS Input (Not affected by SSOE)				
		0	1	Reserved	— SS Input (Not affected by SSOE)				
		1	0	 SS General purpose I/O (No Mode Fault)	SS Input (Not affected by SSOE)				
		1	1	 SS_output (No Mode Fault)	— SS Input (Not affected by SSOE)				
6	SPE	Serial Per	ipheral Sy	vstem Enable Bit:					
		When the always rea		s set, SPI block functions is enab	ble. When MODF is set, SPE				
		0: SPI sys	stem disat	oled.					
		1: SPI sys	stem enab	led.					
5	LSBFE	LSB - Firs	t Enable:						
		and writes	s of the da	ta register always have the MSE	LSB in the data register. Reads 3 in bit 7. In master mode, a ss and force the SPI system into				
		0: Data is	transferre	ed least significant bit first.					
		1: Data is	transferre	ed most significant bit first.					
4	MSTR	Master Mo	ode Selec	t Bit:					
		lt is custo drain devi	•	ave an external pull-up resistor c	on lines that are driven by open-				
		0: Slave mode.							
		1: Master	mode						
3	CPOL	Clock Pola	arity Bit:						
					t being transferred, the SCK pin of en CPOL is set, SCK idles high.				



2	CPHA	Clock Phase Bit:
		The clock phase bit, in conjunction with the CPOL bit, controls the clock-data relationship between master and slave. The CPHA bit selects one of two different clocking protocols.
1	SPR1	SPI Baud Rate Selection Bits 1:
		These bits specify the SPI baud rates.
0	SPR0	SPI Baud Rate Selection Bits 0:
		These bits specify the SPI baud rates.

Note: In master mode, a change of LSBFE, MSTR, CPOL, CPHA and SPR [1:0] will abort a transmission in progress and force the SPI system into idle state.

Address: F4h

SERIAL PERIPHERAL STATUS REGISTER

Bit:	7	6	5	4	3	2	1	0
	SPIF	WCOL	SPOVF	MODF	DRSS	-	-	-

Mnemonic: SPSR

Bit	Name	Function
7	SPIF	SPI Interrupt Complete Flag:
		SPIF is set upon completion of data transfer between this device and external device or when new data has been received and copied to the SPDR. If SPIF goes high, and if ESPI (located at IE1.3) is set, a serial peripheral interrupt is generated. SPIF is clear by software, by writing a 0.
6	WCOL	Write Collision Bit:
		Clearing the WCOL bit is accomplished by software writing a 0.
		0: No write collision.
		1: Write collision.
5	SPOVF	SPI overrun flag:
		SPIOVF is set if a new character is received before a previously received character is read from SPDR. Once this bit is set, it will prevent SPDR register from accepting new data. It must be cleared before any new data can be written. This flag is cleared by software, by writing a 0.
		0: No overrun.
		1: Overrun detected.
4	MODF	SPI Mode Error Interrupt Status Flag:
		Clearing this bit is by software writing a 0.
		0: No mode fault.
		1: Mode fault.
3	DRSS	Data Register Slave Select:
		Refer to above table in SPCR register.
2~0	-	Reserved.



SERIAL PERIPHERAL DATA I/O REGISTER

Bit:	7	6	5	4	3	2	1	0
	SPD.7	SPD.6	SPD.5	SPD.4	SPD.3	SPD.2	SPD.1	SPD.0
						_		

Mnemonic: SPDR

Address: F5h

SPD[7:0] SPDR is used when transmitting or receiving data on serial bus.

Port ADC Digital Input Disable

	7	6	5	4	3	2	1	0
ĺ	PADIDS.							
	7	6	5	4	3	2	1	0

Mnemonic: PADIDS

Address: F6h

Bit	Name	Function
7	PADIDS.7	P2.7 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 7.
6	PADIDS.6	P2.6 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 6.
5	PADIDS.5	P0.6 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 5.
4	PADIDS.4	P0.5 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 4.
3	PADIDS.3	P0.4 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 3.
2	PADIDS.2	P0.3 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 2.
1	PADIDS.1	P0.2 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 1.
0	PADIDS.0	P0.1 digital input disable bit.
		0: Default (With digital/analog input).
		1: Disable Digital Input of ADC Input Channel 0.



Interrupt High Priority 1

		in i noncy	-							
	Bit:	7	6	5	4	3	2	1	0	_
		PCAPH	PT2H	PPWMH	PWDIH	PSPIH	-	PKBH	-	
		Mnemonic: I	P1H			A	ddress: F	-7h		
Bit	Name	Function								
7	PCAPH	1: To set inte	errupt hig	h priority	of Capture	e 0/1/2 as	highest p	priority leve	el.	
6	PT2H	1: To set inte	errupt hig	h priority	of Timer 2	2 is highes	t priority l	evel.		
5	PPWMH	1: To set inte	1: To set interrupt high priority of PWM's underflow is highest priority level.							
4	PWDIH	1: To set inte	errupt hig	h priority	of Watcho	log is high	est priori	ty level.		
3	PSPIH	1: To set inte	errupt hig	h priority	of SPI is h	nighest pri	ority leve	l.		
2	-	Reserved.								
1	PKBH	1: To set inte	errupt hig	h priority	of Keypac	l is highes	t priority l	evel.		
0	-	Reserved.								

Interrupt Priority 1



Bit	Name	Function
7	PCAP	1: To set interrupt priority of Capture 0/1/2 as higher priority level.
6	PT2	1: To set interrupt priority of Timer 2 is higher priority level.
5	PPWM	1: To set interrupt priority of PWM's underflow is higher priority level.
4	PWDI	1: To set interrupt priority of Watchdog is higher priority level.
3	PSPI	1: To set interrupt priority of SPI is higher priority level.
2	-	Reserved.
1	PKB	1: To set interrupt priority of Keypad is higher priority level.
0	-	Reserved.



8. INSTRUCTION

W79E834 executes all the instructions of the standard 8052 family. The operation of these instructions, their effect on the flag bits and the status bits is exactly the same. However, timing of these instructions is different. The reason for this is two fold. Firstly, each machine cycle consists of 4 clock periods, while in the standard 8052 it consists of 12 clock periods. Also, there is only one fetch per machine cycle i.e. 4 clocks per fetch, while in the standard 8052 there can be two fetches per machine cycle, which works out to 6 clocks per fetch.

The advantage it has is that since there is only one fetch per machine cycle, the number of machine cycles in most cases is equal to the number of operands that the instruction has. In case of jumps and calls there will be an additional cycle that will be needed to calculate the new address. But overall it reduces the number of dummy fetches and wasted cycles, thereby improving efficiency as compared to the standard 8052.

INSTRUCTION	CARRY	OVERFLOW	AUXILIARY CARRY	INSTRUCTION	CARRY	OVERFLOW	AUXILIARY CARRY
ADD	Х	Х	Х	CLR C	0		
ADDC	Х	Х	Х	CPL C	Х		
SUBB	Х	Х	Х	ANL C, bit	Х		
MUL	0	Х		ANL C, bit	Х		
DIV	0	Х		ORL C, bit	Х		
DAA	Х			ORL C, bit	Х		
RRC A	Х			MOV C, bit	Х		
RLC A	Х			CJNE	Х		
SETB C	1						

TABLE: INSTRUCTIONS AFFECT FLAG SETTING

An "X" indicates that the modification is as per the result of instruction.

8.1 INSTRUCTION TIMING

The instruction timing for W79E834 is an important aspect, especially for those users who wish to use software instructions to generate timing delays. Also, it provides the user with an insight into the timing differences between W79E834 and the standard 8052. In W79E834, each machine cycle is four clock periods long. Each clock period is designated a state. Thus each machine cycle is made up of four states, C1, C2 C3 and C4, in that order. Due to the reduced time for each instruction execution, both the clock edges are used for internal timing. Hence it is important that the duty cycle of the clock be as close to 50% as possible to avoid timing conflicts. As mentioned earlier, W79E834 does one op-code fetch per machine cycle.

Therefore, in most of the instructions, the number of machine cycles needed to execute the instruction is equal to the number of bytes in the instruction. Of the 256 available op-codes, 128 of them are single cycle instructions. Thus more than half of all op-codes in the W79E834 are executed in just four clock periods. Most of the two-cycle instructions are those that have two byte instruction codes. However there are some instructions that have only one byte instruction. In the standard 8052, the MOVX instruction is always two machine cycles long. However, in W79E834, each machine cycle is made of only 4 clock periods compared to the 12 clock periods for the standard 8052. Therefore, even though the number of categories has increased, each instruction is at least 1.5 to 3 times faster than the standard 8052 in terms of clock periods.





Single Cycle Instruction Timing



Two Cycle Instruction Timing





Three Cycle Instruction Timing



Four Cycle Instruction Timing





Five Cycle Instruction Timing



9. POWER MANAGEMENT

W79E834 is provided with idle mode and power-down mode to control power consumption. These modes are discussed in the next two sections, followed by a discussion of resets.

9.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle Mode.

The Idle mode can also be exited by activating the reset. The device can put into reset either by applying a low on the external RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held high for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When W79E834 is exiting from an Idle Mode with a reset, the instruction following the one which put the device into Idle Mode is not executed. So there is no danger of unexpected writes.

9.2 Power Down Mode

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The port pins output the values held by their respective SFRs.

W79E834 will exit the Power Down mode with a reset or by an external interrupt pin enabled as level detected. An external reset can be used to exit the Power down state. The low on RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode.

W79E834 can be woken from the Power Down mode by forcing an external interrupt pin activated, provided the corresponding interrupt is enabled, while the global enable(EA) bit is set and the external input has been set to a level detect mode. If these conditions are met, then the high level on the external pin re-starts the oscillator. Then device executes the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after one which put the device into Power Down mode and continues from there. During Power down mode, if AUXR1.LPBOV = 1 and AUXR1.BOD = 0, the internal RC clock will be enabled and hence save power.

The other sources that can wake up from the power down mode are keyboard interrupt (KBI), brownout reset (BOR), and ADC interrupt, and watchdog timer interrupt (if WDTE = 0).



10. RESET CONDITIONS

The user has several hardware related options for placing W79E834 into reset condition. In general, most register bits go to their reset value irrespective of the reset condition, but there are a few flags whose state depends on the source of reset. The user can use these flags to determine the cause of reset using software. The sources of resets are external reset, power-on-reset, watchdog timer reset and software reset (brownout is also able to reset the device if enabled).

10.1 External Reset

The device continuously samples the /RST pin at state C4 of every machine cycle. Therefore the /RST pin must be held for at least 2 machine cycles to ensure detection of a valid /RST low. The reset circuitry then synchronously applies the internal reset signal. Thus the reset is a synchronous operation and requires the clock to be running to cause an external reset.

Once the device is in reset condition, it will remain so as long as /RST is 0. Even after /RST is deactivated, the device will continue to be in reset state for up to two machine cycles, and then begin program execution from 0000h. There is no flag associated with the external reset condition. However since the other two reset sources have flags, the external reset can be considered as the default reset if those two flags are cleared.

10.2 Power-On Reset (POR)

The software must clear the POR flag after reading it. Otherwise it will not be possible to correctly determine future reset sources. If the power fails, i.e. falls below Vrst, then the device will once again go into reset state. When the power returns to the proper operating levels, the device will again perform a power on reset delay and set the POR flag.

10.3 Watchdog Timer Reset

The Watchdog timer is a free running timer with programmable time-out intervals. The user can clear the watchdog timer at any time, causing it to restart the count. When the time-out interval is reached an interrupt flag is set. If the Watchdog reset is enabled and the watchdog timer is not cleared, then 512 clocks from the flag being set, the watchdog timer will generate a reset. This places the device into the reset condition. The reset condition is maintained by hardware for two machine cycles. Once the reset is removed the device will begin execution from 0000h.

10.4 S/W reset

User can software reset the device by setting SRST bit in SFR AUXR1.

10.5 Reset State

Most of the SFRs and registers on the device will go to the same condition in the reset state. The Program Counter is forced to 0000h and is held there as long as the reset condition is applied. However, the reset state does not affect the on-chip RAM. The data in the RAM will be preserved during the reset. However, the stack pointer is reset to 07h, and therefore the stack contents will be lost. The RAM contents will be lost if the V_{DD} falls below approximately 2V, as this is the minimum voltage level required for the RAM to operate normally. Therefore after a first time power on reset the



RAM contents will be indeterminate. During a power fail condition, if the power falls below 2V, the RAM contents are lost.

After a reset most SFRs are cleared. Interrupts and Timers are disabled. The Watchdog timer is disabled if the reset source was a POR. The SFRs have FFh written into them which puts the port pins in a high state.

For SFR reset value, see SFR description table section.

The WDCON SFR bits are set or cleared in reset condition depending on the source of the reset.

	External reset	Watchdog reset	Power on reset
WDCON	0x00x000B	0x000100B	0x000000B

The WTRF bit WDCON.2 is set when the Watchdog timer causes a reset. A power on reset will also clear this bit. The EWRST bit WDCON.1 is cleared by all resets. This disables the Watchdog timer resets.



11. INTERRUPTS

W79E834 has four priority level interrupts structure with 13 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled.

11.1 Interrupt Sources

The External Interrupts INT0 and INT1 can be either edge triggered or level triggered, programmable through bits IT0 and IT1 (SFR TCON). The bits IE0 and IE1 in TCON register are the flags which are checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IEx in TCON is set. The flag bit requests the interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. The IEx flag is automatically cleared when the service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt is serviced. The IEx flag will not be cleared by the hardware on entering the service routine. If the interrupt continues to be held low even after the service routine is completed, then the processor may acknowledge another interrupt request from the same source.

The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the overflow in the Timer 0 and Timer 1. The TF0 and TF1 flags are automatically cleared by the hardware when the timer interrupt is serviced. The Watchdog timer can be used as a system monitor or a simple timer. In either case, when the time-out count is reached, the Watchdog Timer interrupt flag WDIF (WDCON.3) is set. If the interrupt is enabled by the enable bit IE1.4, then an interrupt will occur.

The timer 2 interrupt is generated through TF2 (timer 2 overflow/compare match). The hardware does not clear these flags when a timer 2 interrupt is executed.

The capture interrupt is generated through logical OR CPTF0-2 flags. CPTF0-2 flags are set by capture/reload events. The hardware does not clear these flags when the capture interrupt is executed. Software has to resolve the cause of the interrupt among CPTF0-2, and clear the appropriate flag.

The Serial block can generate interrupt on reception or transmission. There are two interrupt sources from the Serial block, which are obtained by the RI and TI bits in the SCON SFR. These bits are not automatically cleared by the hardware, and the user will have to clear these bits using software.

SPI asserts interrupt flag, SPIF, upon completion of data transfer with an external device. If SPI interrupt is enabled (ESPI at IE1.3), a serial peripheral interrupt is generated. SPIF flag is software clear, by writing a 0. MODF and SPIOVF also will generate interrupt if occur. They share the same vector address as SPIF.

Keyboard interrupt is generated when any of the keypad connected to P0 pins is pressed. Each keypad interrupt can be individually enabled or disabled. User will have to software clear the flag bit.



PWM interrupt is generated when its' 10-bit down counter underflows. PWMF flag is set and PWM interrupt is generated if enabled. PWMF is set by hardware and can only be cleared by software.

The ADC can generate interrupt after finished ADC converter. There is one interrupt source, which is obtained by the ADCI bit in the ADCCON SFR. This bit is not automatically cleared by the hardware, and the user will have to clear this bit using software.

Brownout detect can cause brownout flag, BOF, to be asserted if power voltage drop below brownout voltage level. Interrupt will occur if BOI (AUXR1.5), EBO (IE.5) and global interrupt enable are set.

Source	Vector Address	Source	Vector Address
External Interrupt 0	0003h	Timer 0 Overflow	000Bh
External Interrupt 1	0013h	Timer 1 Overflow	001Bh
Serial Port	0023h	Brownout Interrupt	002Bh
-	0033h	KBI Interrupt	003Bh
Timer 2 Overflow	0043h	SPI Interrupt	004Bh
Watchdog Timer	0053h	ADC Interrupt	005Bh
-	0063h	Capture Interrupt	006Bh
PWM Interrupt	0073h	-	007Bh

W79E834	interrupt vector table
---------	------------------------

11.2 Priority Level Structure

There are four priority levels for the interrupts, highest, high, low and lowest. The interrupt sources can be individually set to either high or low levels. Naturally, a higher priority interrupt cannot be interrupted by a lower priority interrupt. However there exists a pre-defined hierarchy amongst the interrupts themselves. This hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. This hierarchy is defined as shown on Table.

The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are;

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last machine cycle of the instruction currently being execute.

3. The current instruction does not involve a write to IE, IE1, IP0, IP0H, IP1 or IPH1 registers and is not a RETI.



If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine cycle, with the interrupts sampled in the same machine cycle. If an interrupt flag is active in one cycle but not responded to, and is not active when the above conditions are met, the denied interrupt will not be serviced. This means that active interrupts are not remembered; every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag which caused the interrupt. In case of Timer interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the appropriate timer service routine. In case of external interrupt, /INT0 and /INT1, the flags are cleared only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware. In the case of Timer 2 interrupt, the flags are not cleared by hardware. The Watchdog timer interrupt flag WDIF has to be cleared by software. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded with the vector address of that interrupt which caused the LCALL. These address of vector for the different sources are as shown on Table TBD. The vector table is not evenly spaced; this is to accommodate future expansions to the device family.

Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what it was after the hardware LCALL, if the execution is to return to the interrupted program. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the interrupt service routine is completed, and would leave the controller still thinking that the service routine is underway.

W79E834 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the interrupt sources.

PRIOR	ITY BITS	INTERRUPT PRIORITY LEVEL		
IPXH	IPX			
0	0	Level 0 (lowest priority)		
0	1	Level 1		
1	0	Level 2		
1	1	Level 3 (highest priority)		

Table: Four-level inte	errupts priority
------------------------	------------------

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in registers IE or IE1. The IE register also contains a global disable bit, EA, which disables all interrupts at once.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IPO, IPOH, IP1, and IP1H registers. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The



highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

Table below summarizes the interrupt sources, flag bits, vector address, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from Power Down mode.

Source	Flag	Vector address	Enable bit	Flag cleared by	Priority bit	Arbitration ranking	Power- down wakeup
External Interrupt 0	IE0	0003H	EX0 (IE.0)	Hardware, Software	IP0H.0, IP0.0	1(highest)	Yes
Brownout Detect	BOF	002BH	EBO (IE.5)	Hardware	IP0H.5, IP0.5	2	Yes
Watchdog Timer	WDIF	0053H	EWDI (IE1.4)	Software	IP1H.4, IP1.4	3	Yes
Timer 0 Overflow	TF0	000BH	ET0 (IE.1)	Hardware, Software	IP0H.1, IP0.1	4	No
SPI	SPIF + MODF + SPIOVF	004BH	ESPI (IE1.3)	Software	IP1H.3, IP1.3	5	No
A/D Converter	ADCI	005BH	EADC (IE.6)	Software	IP0H.6, IP0.6	6	Yes
External Interrupt 1	IE1	0013H	EX1 (IE.2)	Hardware, Software	IP0H.2, IP0.2	7	Yes
КВІ	KBF	003BH	EKB (IE1.1)	Software	IP1H.1, IP1.1	8	Yes
Timer 1 Overflow	TF1	001BH	ET1 (IE.3)	Hardware, Software	IP0H.3, IP0.3	9	No
Serial Port	RI + TI	0023H	ES (IE.4)	Software	IP0H.4, IP0.4	10	No
Timer 2 Overflow/Match	TF2	0043H	ET2 (IE1.6)	Software	IP1H.6, IP1.6	11	No
Capture	CPTF0-2	006BH	ECPTF (IE1.7)	Software	IP1H.7, IP1.7	12	No
PWM	PWMF	0073H	EPWM (IE1.5)	Software	IP1H.5, IP1.5	13 (lowest)	No

Table: Summary of interrupt sources

Note: 1. The Watchdog Timer and ADC Converter can wake up Power Down Mode when its clock source is used internal RC.



11.3 Interrupt Response Time

The response time for each interrupt source depends on several factors, such as the nature of the interrupt and the instruction underway. In the case of external interrupts INTO to RI+TI, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags IEx will be set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the device is performing a write to IE, IE1, IP0, IP0H, IP1 or IP1H and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 12 machine cycles. This includes 1 machine cycle to detect the interrupt, 2 machine cycles to complete the IE, IE1, IP0, IP0H, IP1 or IP1H access, 5 machine cycles to complete the MUL or DIV instruction and 4 machine cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 machine cycles and not more than 12 machine cycles. The maximum latency of 12 machine cycle is 48 clock cycles. Note that in the standard 8051 the maximum latency is 8 machine cycles which equals 96 machine cycles. This is a 50% reduction in terms of clock periods.

11.4 Interrupt Inputs

W79E834 has two individual interrupt inputs as well as the Keyboard Interrupt function. The latter is described separately elsewhere in this section. Two interrupt inputs are identical to those present on the standard 80C51 microcontroller.

The external sources can be programmed to be level-activated or transition-activated by setting or clearing bit IT1 or IT0 in Register TCON. If ITn = 0, external interrupt n is triggered by a detected low at the INTn pin. If ITn = 1, external interrupt n is edge triggered. In this mode if successive samples of the INTn pin show a high in one cycle and a low in the next cycle, interrupt request flag IEn in TCON is set, causing an interrupt request.

Since the external interrupt pins are sampled once each machine cycle, an input high or low should hold for at least 6 CPU Clocks to ensure proper sampling. If the external interrupt is high for at least one machine cycle, and then hold it low for at least one machine cycle. This is to ensure that the transition is seen and that interrupt request flag IEn is set. IEn is automatically cleared by the CPU when the service routine is called.



If the external interrupt is level-activated, the external source must hold the request active until the requested interrupt is actually generated. If the external interrupt is still asserted when the interrupt service routine is completed another interrupt will be generated. It is not necessary to clear the interrupt flag IEn when the interrupt is level sensitive, it simply tracks the input pin level.

If an external interrupt is enabled when the device is put into Power Down or Idle mode, the interrupt will cause the processor to wake up and resume operation. Refer to the section on Power Reduction Modes for details.



Interrupt inputs



12. PROGRAMMABLE TIMERS/COUNTERS

W79E834 has two 16-bit programmable timer/counters and one programmable Watchdog Timer. The Watchdog Timer is operationally quite different from the other two timers.

12.1 TIMER/COUNTERS 0 & 1

W79E834 has two 16-bit Timer/Counters. Each of these Timer/Counters has two 8 bit registers which form the 16 bit counting register. For Timer/Counter 0 they are TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bit registers, TH1 and TL1. The two can be configured to operate either as timers, counting machine cycles or as counters counting external inputs.

When configured as a "Timer", the timer counts clock cycles. The timer clock can be programmed to be thought of as 1/12 of the system clock or 1/4 of the system clock. In the "Counter" mode, the register is incremented on the falling edge of the external input pin, T0 in case of Timer 0, and T1 for Timer 1. The T0 and T1 inputs are sampled in every machine cycle at C4. If the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. Since it takes two machine cycles to recognize a negative transition on the pin, the maximum rate at which counting will take place is 1/24 of the master clock frequency. In either the "Timer" or "Counter" mode, the count register will be updated at C3. Therefore, in the "Timer" mode, the recognized negative transition on pin T0 and T1 can cause the count register value to be updated only in the machine cycle following the one in which the negative edge was detected.

The "Timer" or "Counter" function is selected by the "C/T" bit in the TMOD Special Function Register. Each Timer/Counter has one selection bit for its own; bit 2 of TMOD selects the function for Timer/Counter 0 and bit 6 of TMOD selects the function for Timer/Counter 1. In addition each Timer/Counter can be set to operate in any one of four possible modes. The mode selection is done by bits M0 and M1 in the TMOD SFR.

12.2 Time-Base Selection

W79E834 provides users with two modes of operation for the timer. The timers can be programmed to operate like the standard 8051 family, counting at the rate of 1/12 of the clock speed. This will ensure that timing loops on W79E834 and the standard 8051 can be matched. This is the default mode of operation of the W79E834 timers. The user also has the option to count in the turbo mode, where the timers will increment at the rate of 1/4 clock speed. This will straight-away increase the counting speed three times. This selection is done by the TOM and T1M bit in CKCON SFR. A reset sets these bits to 0, and the timers then operate in the standard 8051 mode. The user should set these bits to 1 if the timers are to operate in turbo mode.

12.3 MODE 0

In Mode 0, the timer/counters act as an 8-bit counter with a 5-bit, divide by 32 pre-scale. In this mode we have a 13-bit timer/counter. The 13-bit counter consists of 8 bits of THx and 5 lower bits of TLx. The upper 3 bits of TLx are ignored.

The negative edge of the clock is increments count in the TLx register. When the fifth bit in TLx moves from 1 to 0, then the count in the THx register is incremented. When count in THx moves from FFh to 00h, then the overflow flag TFx in TCON SFR is set. The counted input is enabled only if TRx is set



and either GATE = 0 or INTx = 1. When C/T is set to 0, then it will count clock cycles, and if C/T is set to 1, then it will count 1 to 0 transitions on T0 (P1.2) for timer 0 and T1 (P0.7) for timer 1. When the 13-bit count reaches 1FFFh the next count will cause it to roll-over to 0000h. The timer overflow flag TFx of the relevant timer is set and if enabled an interrupts will occur.



12.4 MODE 1

Mode 1 is similar to Mode 0 except that the counting register forms a 16-bit counter, rather than a 13bit counter. This means that all the bits of THx and TLx are used. Roll-over occurs when the timer moves from a count of FFFFh to 0000h. The timer overflow flag TFx of the relevant timer is set and if enabled an interrupt will occur. The selection of the time-base in the timer mode is similar to that in Mode 0. The gate function operates similarly to that in Mode 0.





12.5 MODE 2

In Mode 2, the timer/counter is in the Auto Reload Mode. In this mode, TLx acts as an 8-bit count register, while THx holds the reload value. When the TLx register overflows from FFh to 00h, the TFx bit in TCON is set and TLx is reloaded with the contents of THx, and the counting process continues from here. The reload operation leaves the contents of the THx register unchanged. Counting is

enabled by the TRx bit and proper setting of GATE and INTx pins. As in the other two modes 0 and 1 mode 2 allows counting of either clock cycles (clock/12 or clock/4) or pulses on pin Tn.



Timer/Counter Mode 2.

12.6 MODE 3

Mode 3 has different operating methods for the two timer/counters. For timer/counter 1, mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. The logic for this mode is shown in the figure. TL0 uses the Timer/Counter 0

control bits C/T, GATE, TR0, INT0 and TF0. The TL0 can be used to count clock cycles (clock/12 or clock/4) or 1-to-0 transitions on pin T0 as determined by C/T (TMOD.2). TH0 is forced as a clock cycle counter (clock/12 or clock/4) and takes over the use of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in cases where an extra 8 bit timer is needed. With Timer 0 in Mode 3, Timer 1 can still be used in Modes 0-2, but its flexibility is somewhat limited. While its basic functionality is maintained, it no longer has control over its overflow flag TF1 and the enable bit TR1. Timer 1 can still be used as a timer/counter and retains the use of GATE and INT1 pin. In this condition it can be turned on and off by switching it out of and into its own Mode 3. It can also be used as a baud rate generator for the serial port.







13. WATCHDOG TIMER

The Watchdog Timer is a free-running Timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a flag is set, which can cause an interrupt if enabled, and a system reset can also be caused if it is enabled. The interrupt will occur if the individual interrupt enable and the global enable are set. The interrupt and reset functions are independent of each other and may be used separately or together depending on the user's software.



Watchdog Timer

The Watchdog Timer should first be restarted by using WDCLR. This ensures that the timer starts from a known state. The WDCLR bit is used to restart the Watchdog Timer. This bit is self clearing, i.e. after writing a 1 to this bit the software will automatically clear it. The Watchdog Timer will now count clock cycles. The time-out interval is selected by the two bits WD1 and WD0 (WDCON.5 and WDCON.4). When the selected time-out occurs, the Watchdog interrupt flag WDIF (WDCON.3) is set. After the time-out has occurred, the Watchdog Timer waits for an additional 512 clock cycles. If the Watchdog Reset EWRST (WDCON.1) is enabled, then 512 clocks after the time-out, if there is no WDCLR, a system reset due to Watchdog Timer will occur. This will last for two machine cycles, and the Watchdog Timer reset flag WDRF (WDCON.2) will be set. This indicates to the software that the Watchdog was the cause of the reset.

When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the timer completes the selected time interval. The WDIF flag is polled to detect a time-out and the WDCLR allows software to restart the timer. The Watchdog Timer can also be used as a very long timer. The interrupt feature is enabled in this case. Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.

The main use of the Watchdog Timer is as a system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. Using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. The code is first written without the watchdog interrupt or reset. Then the Watchdog interrupt is enabled to identify code locations where interrupt occurs. The user can now insert instructions to reset the Watchdog Timer, which will allow the code to run without any Watchdog Timer



interrupts. Now the Watchdog Timer reset is enabled and the Watchdog interrupt may be disabled. If any errant code is executed now, then the reset Watchdog Timer instructions will not be executed at the required instants and Watchdog reset will occur.

The Watchdog Timer time-out selection will result in different time-out values depending on the clock speed. The reset will occur, when enabled, 512 clocks after the time-out has occurred.

WD1	WD0	WATCHDOG INTERVAL	NUMBER OF CLOCKS	TIME @ 10 MHZ
0	0	2 ¹⁷	131072	13.11 mS
0	1	2 ²⁰	1048576	104.86 mS
1	0	2 ²³	8388608	838.86 mS
1	1	2 ²⁶	67108864	6710.89 mS

Time-out values for the Watchdog timer

The Watchdog Timer will de disabled by a power-on/fail reset. The Watchdog Timer reset does not disable the Watchdog Timer, but will restart it. In general, software should restart the timer to put it into a known state.

The control bits that support the Watchdog Timer are discussed below.

13.1 WATCHDOG CONTROL

WDIF: WDCON.3 - Watchdog Timer Interrupt flag. This bit is set whenever the time-out occurs in the Watchdog Timer. If the Watchdog interrupt is enabled (IE1.4), then an interrupt will occur (if the global interrupt enable is set and other interrupt requirements are met). Software or any reset can clear this bit.

WTRF: WDCON.2 - Watchdog Timer Reset flag. This bit is set whenever a watchdog reset occurs. This bit is useful for determined the cause of a reset. Software must read it, and clear it manually. A Power-fail reset will clear this bit. If EWRST = 0, then this bit will not be affected by the Watchdog Timer.

EWRST: WDCON.1 - Enable Watchdog Timer Reset. This bit when set to 1 will enable the Watchdog Timer reset function. Setting this bit to 0 will disable the Watchdog Timer reset function, but will leave the timer running.

WDCLR: WDCON.0 - Reset Watchdog Timer. This bit is used to clear the Watchdog Timer and to restart it. This bit is self-clearing, so after the software writes 1 to it the hardware will automatically clear it. If the Watchdog Timer reset is enabled, then the WDCLR has to be set by the user within 512 clocks of the time-out. If this is not done then a Watchdog Timer reset will occur.



13.2 CLOCK CONTROL of Watchdog

WD1, WD0: WDCON.5, WDCON.4 - Watchdog Timer Mode select bits. These two bits select the time-out interval for the watchdog timer. The reset time is 512 clocks longer than the interrupt time-out value.

The default Watchdog time-out is 2¹⁷ clocks, which is the shortest time-out period. The EWRST, WDIF and WDCLR bits are protected by the Timed Access procedure. This prevents software from accidentally enabling or disabling the watchdog timer. More importantly, it makes it highly improbable that errant code can enable or disable the Watchdog Timer.

The security bit WDTE is located at bit 7 of CONFIG register. This bit is user to configure the clock source of watchdog timer either it is from the internal RC or from the uC clock.



14. TIMER2/INPUT CAPTURE MODULES

Timer/Counter 2 is a 16 bit up counter which is configured by the T2MOD register and controlled by the T2CON register. Timer/Counter 2 is also equipped with 3 input captures and reloads capability. As with the Timer 0 and Timer 1 counters, there exists considerable flexibility in selecting and controlling the clock, and in defining the operating mode. The clock source for Timer/Counter 2 crystal oscillator is divided by 1,4,16 or 32 (selectable with CCDIV[1:0] in CKCON[6:5]). The clock is then enabled when TR2 is a 1, and disabled when TR2 is a 0.

14.1 Capture Mode

The capture modules are function to detect and measure pulse width and period of a square wave.

It supports 3 capture inputs and digital noise rejection filter. The modules are configured by CAPCON0 and CAPCON1 SFR registers. The Input Capture pins are in the structure with Schmitt trigger.

For this operation it basically consists of;

- 3 capture module function blocks
- Timer 2 block

Each capture module block consists of 2 bytes capture registers, noise filter and programmable edge triggers. Noise Filter is used to filter the unwanted glitch or pulse on the trigger input pin.

The noise filter can be enabled through bit ENFx (CAPCON1). If enabled, the capture logic required to sample 4 consecutive same capture input value in order to recognize an edge as a capture event. A possible implementation of digital noise filter is as follow;



Noise filter

The interval between pulses requirement for input capture is 1 machine cycle width, which is the same as the pulse width required to guarantee a trigger for all trigger edge mode. For less than 3 system clocks, anything less than 3 clocks will not have any trigger and pulse width of 3 or more but less than 4 clocks will trigger but will not guarantee 100% because input sampling is at stage C3 of the machine cycle.

The trigger option is programmable through CCTx [1:0] (CAPCON0). It supports positive edge, negative edge and both edge triggers. Each capture module consists of an enable, ICEN0-2.

[Note: x=0/1/2, for capture 0/1/2 block].

Timer/Counter 2 serves as a 16 bit up counter. It supports reload and compared modes. More details are described in next sections.



Capture blocks are trigger by external pins T0, T1 and T2, respectively. If ICENx is enabled, each time the external pin trigger, the content of the free running 16 bits counter, TL2 & TH2 (from Timer 2 block) will be captured/transferred into the capture registers, CCLx and CCHx, depending which external pin trigger. This action also causes the CPTFx flag bit in CAPCON1 to be set, which will also generate an interrupt (if enabled by ECPTF bit in SFR IE1.7). The CPTF0-2 flags are logical "OR" to the interrupt module. Flag is set by hardware and clear by software. Software will have to resolve on the priority of the interrupt flags.

Setting the T2CR bit (T2MOD.3), will allow hardware to reset timer 2 automatically after the value of TL2 and TH2 have been captured. Priority is given to T2CR to reset counter after capture the timer value into the capture register.



Timer2/capture modules





Program flow for measurement with T0 between pulses with falling edge detection (ACC is incremented in interrupt service routine).





Program flow for measurement with T0 between pulses with rising edge detection (ACC is incremented in interrupt service routine).





Program flow for measurement with T0 pulse width with rising and falling edge detection (ACC is incremented in interrupt service routine).



14.2 Compare Mode

Timer 2 can be configured for compare mode. The compare mode is enabled by setting the CMP/RL2 bit to 1 in the T2CON register. RCAP2 will serves as a compare register. As Timer 2 counting up, upon matching with RCAP2 value, TF2 will be set (which will generate an interrupt request if enable Timer 2 interrupt ET2 is enabled) and the timer reload from 0 and starts counting again.

14.3 Reload Mode

Timer 2 can be also be configured for reload mode. The reload mode is enabled by clearing the CMP/RL2 bit to 0 in the T2CON register. In this mode, RCAP serves as a reload register. When timer 2 overflows, a reload is generated that causes the contents of the RCAP2L and RCAP2H registers to be reloaded into the TL2 and TH2 registers, if ENLD is set. TF2 flag is set, and interrupt request is generated if enable Timer 2 interrupt ET2 is enabled. However, if ENLD = 0, timer 2 will be reload with 0, and count up again.

Alternatively, other reload source is also possible by the input capture pins by configuring the CCLD[1:0] bit. If the ICENx bit is set, then a trigger of external T0, T1 or T2 pin (respectively) will also cause a reload. This action also sets the CPTF0, CPTF1 or CPTF2 flag bit in SFR CAPCON1, respectively.



15. SERIAL PORT (UART)

Serial port in the W79E834 is a full duplex port. It provides the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode, W79E834 generates the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receiver buffer register. The serial port can operate in four different modes as described below.

15.1 MODE 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is Transmitted/Received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This Baud Rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and W79E834.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the device. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD or latched when the TxD clock is low.



The TI flag is set high in C1 following the end of transmission of the last bit. The serial port will receive data when REN is 1 and RI is zero. The shift clock (TxD) will be activated and the serial port will latch data on the rising edge of shift clock. The external device should therefore present data on the falling edge on the shift clock. This process continues till all the 8 bits have been received. The RI flag is set in C1 following the last rising edge of the shift clock on TxD. This will stop reception, till the RI is cleared by software.

15.2 MODE 1

In Mode 1, the full duplex asynchronous mode is used. Serial communication frames are made up of 10 bits transmitted on TXD and received on RXD. The 10 bits consist of a start bit (0), 8 data bits (LSB first), and a stop bit (1). On received, the stop bit goes into RB8 in the SFR SCON. The baud rate in this mode is variable. The serial baud can be programmed to be 1/16 or 1/32 of the Timer 1 overflow. Since the Timer 1 can be set to different reload values, a wide variation in baud rates is possible.

Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide by 16 counter. Thus the transmission is synchronized to the divide by 16 counters and not directly to the write to SBUF signal. After all 8 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 10th rollover of the divide by 16 counters after a write to SBUF.

Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the



divide by 16 counters is immediately reset. This helps to align the bit boundaries with the rollovers of the divide by 16 counters.

The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three bases. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port. If the first bit detected after the falling edge of RxD pin is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF.

After shifting in 8 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

- 1. RI must be 0 and
- 2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.




15.3 MODE 2

This mode uses a total of 11 bits in asynchronous full-duplex communication. The functional description is shown in the figure below. The frame consists of one start bit (0), 8 data bits (LSB first), a programmable 9th bit (TB8) and a stop bit (0). The 9th bit received is put into RB8. The baud rate is programmable to 1/32 or 1/64 of the oscillator frequency, which is determined by the SMOD bit in PCON SFR. Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of the divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide by 16 counter. Thus the transmission is synchronized to the divide by 16 counters, and not directly to the write to SBUF signal. After all 9 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 11th rollover of the divide by 16 counters after a write to SBUF. Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide by 16 counters is immediately reset. This helps to align the bit boundaries with the rollovers of the divide by 16 counters. The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three bases. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port.





If the first bit detected after the falling edge of RxD pin, is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF. After shifting in 9 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

- 1. RI must be 0 and
- 2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.

15.4 MODE 3

This mode is similar to Mode 2 in all respects, except that the baud rate is programmable. The user must first initialize the Serial related SFR SCON before any communication can take place. This involves selection of the Mode and baud rate. The Timer 1 should also be initialized if modes 1 and 3 are used. In all four modes, transmission is started by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. This will generate a clock on the TxD pin and shift in 8 bits on the RxD pin. Reception is initiated in the other modes by the incoming start bit if REN = 1. The external device will start the communication by transmitting the start bit.





SM0	SM1	MODE	TYPE	BAUD CLOCK	FRAME SIZE	START BIT	STOP BIT	9TH BIT FUNCTION
0	0	0	Synch.	4 or 12 TCLKS	8 bits	No	No	None
0	1	1	Asynch.	Timer 1	10 bits	1	1	None
1	0	2	Asynch.	32 or 64 TCLKS	11 bits	1	1	0, 1
1	1	3	Asynch.	Timer 1	11 bits	1	1	0, 1

Serial Ports Modes

15.5 Framing Error Detection

A Frame Error occurs when a valid stop bit is not detected. This could indicate incorrect serial data communication. Typically the frame error is due to noise and contention on the serial communication line. W79E834 has the capability to detect such framing errors and set a flag which can be checked by software.

The Frame Error FE bit is located in SCON.7. This bit is normally used as SM0 in the standard 8051 family. However, it serves a dual function and is called SM0/FE. There are actually two separate flags, one for SM0 and the other for FE. The flag that is actually accessed as SCON.7 is determined by SMOD0 (PCON.6) bit. When SMOD0 is set to 1, then the FE flag is indicated in SM0/FE. When SMOD0 is set to 0, then the SM0 flag is indicated in SM0/FE.

The FE bit is set to 1 by hardware but must be cleared by software. Note that SMOD0 must be 1 while reading or writing to FE. If FE is set, then any following frames received without any error will not clear the FE flag. The clearing has to be done by software.

15.6 Multiprocessor Communications

Multiprocessor communications makes use of the 9th data bit in modes 2 and 3. The RI flag is set only if the received byte corresponds to the Given or Broadcast address. This hardware feature eliminates the software overhead required in checking every received address, and greatly simplifies the software programmer task.

In the multiprocessor communication mode, the address bytes are distinguished from the data bytes by transmitting the address with the 9th bit set high. When the master processor wants to transmit a block of data to one of the slaves, it first sends out the address of the targeted slave (or slaves). All the slave processors should have their SM2 bit set high when waiting for an address byte. This ensures that they will be interrupted only by the reception of an address byte. The Automatic address recognition feature ensures that only the addressed slave will be interrupted. The address comparison is done in hardware not software.

The addressed slave clears the SM2 bit, thereby clearing the way to receive data bytes. With SM2 = 0, the slave will be interrupted on the reception of every single complete frame of data. The unaddressed slaves will be unaffected, as they will be still waiting for their address. In Mode 1, the 9th



bit is the stop bit, which is 1 in case of a valid frame. If SM2 is 1, then RI is set only if a valid frame is received and the received byte matches the Given or Broadcast address.

The Master processor can selectively communicate with groups of slaves by using the Given Address. All the slaves can be addressed together using the Broadcast Address. The addresses for each slave are defined by the SADDR and SADEN SFRs. The slave address is an 8-bit value specified in the SADDR SFR. The SADEN SFR is actually a mask for the byte value in SADDR. If a bit position in SADEN is 0, then the corresponding bit position in SADDR is don't care. Only those bit positions in SADDR whose corresponding bits in SADEN are 1 are used to obtain the Given Address. This gives the user flexibility to address multiple slaves without changing the slave address in SADDR.

The following example shows how the user can define the Given Address to address different slaves.

Slave 1:

SADDR	1010 0100
SADEN	1111 1010
Given:	1010 0x0x
Slave 2:	
SADDR	1010 0111
SADEN	1111 1001
Given :	1010 0xx1

The Given address for slave 1 and 2 differ in the LSB. For slave 1, it is don't care, while for slave 2 it is 1. Thus to communicate only with slave 1, the master must send an address with LSB = 0 (1010 0000). Similarly the bit 1 position is 0 for slave 1 and don't care for slave 2. Hence to communicate only with slave 2 the master has to transmit an address with bit 1 = 1 (1010 0011). If the master wishes to communicate with both slaves simultaneously, then the address must have bit 0 = 1 and bit 1 = 0. The bit 3 position is don't care for both the slaves. This allows two different addresses to select both slaves (1010 0001 and 1010 0101).

The master can communicate with all the slaves simultaneously with the Broadcast Address. This address is formed from the logical OR of the SADDR and SADEN SFRs. The zeros in the result are defined as don't cares. In most cases the Broadcast Address is FFh. In the previous case, the Broadcast Address is (1111111X) for slave 1 and (1111111) for slave 2.

The SADDR and SADEN SFRs are located at address A9h and B9h respectively. On reset, these two SFRs are initialized to 00h. This results in Given Address and Broadcast Address being set as XXXX XXXX (i.e. all bits don't care). This effectively removes the multiprocessor communications feature, since any selectivity is disabled.



16. SERIAL PHERIPHERAL INTERFACE (SPI)

16.1 General descriptions

W79E834 consists of SPI block to support high speed serial communication. It's capable of supporting data transfer rates of 4 Mbit/s, for 16MHz bus frequency. This device's SPI support the following features;

- Master and slave mode
- Slave select output
- Programmable serial clock's polarity and phase
- Receive double buffered data register
- LSB first enable
- Write collision detection
- Transfer complete interrupt

16.2 Block descriptions

The following figure shows SPI block diagram. It provides an overview of SPI architecture in this device. The main blocks of SPI are SPI register blocks, control logics, baud rate control, and pin control logics;

- a. Shift register and read data buffer. It is single buffered in the transmit direction and double buffered in the receive direction. Transmit data cannot be written to the shifter until the previous transfer is complete. When the SPIF set, user will not be able to write to the shift register. User has to clear the SPIF before writing to the shift register. Receive logics consist of parallel read data buffer so the shifter is free to accept a second data, as the first received data will be transferred to the read data buffer.
- b. SPI Control block. This provide control functions to configure the device for SPI enable, master or slave, clock phase and polarity, MSB/LSB access first selection, and Slave Select output enable.
- c. Baud rate control. This control logics divide CPU clock to 4 different selectable clocks (1/4, 1/16, 1/64 and 1/128).

SPR1	SPR0	Divider	Baud Rate
0	0	4	4MHz
0	1	16	1MHz
1	0	64	250kHz
1	1	128	125kHz

SPI Baud Rate Selection	(based on 16 MHz Bus Clock)
-------------------------	-----------------------------

- d. SPI registers. There are three SPI registers to support its operations, they are;
 - SPI control registers (SPCR)
 - SPI status registers (SPSR)
 - SPI data register (SPDR)

These registers provide control, status, data storage functions and baud rate selection control. Detail bit descriptions are found at SFR section.

e. Pin control logic. Controls behavior of SPI interface pins.





SPI block diagram

16.3 Functional descriptions

16.3.1 Master mode

The device can configure the SPI to operate as a master or as a slave, through MSTR bit. When the MSTR bit is set, master mode is selected, when MSTR bit is cleared, slave mode is selected. During master mode, only master SPI device can initiate transmission. A transmission begins by writing to the master SPDR register. The bytes begin shifting out on MOSI pin under the control of SPCLK. The master places data on MOSI line a half-cycle before SPCLK edge that the slave device uses to latch

the data bit. The SS must stay low before data transactions and stay low for the duration of the transactions.





Master Mode Transmission (CPOL = 1, CPHA = 0)

Preliminary W79E834 Data Sheet









16.3.2 Slave Mode

When in slave mode, the SPCLK pin becomes input and it will be clock by another master SPI device. The \overline{SS} pin also becomes input. Similarly, before data transmissions occurs, and remain low until the transmission completed. If \overline{SS} goes high, the SPI is forced into idle state.

Data flows from master to slave on MOSI pin and flows from slave to master on MISO pin. The SPDR is used when transmitting or receiving data on the serial bus. Only a write to this register initiates transmission or reception of a byte, and this only occurs in the master device. At the completion of transferring a byte of data, the SPIF status bit is set in both the master and slave devices.

A read of the SPDR is actually a read of a buffer. To prevent an overrun and the loss of the byte that caused the overrun, the first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated.













16.3.3 Slave select

The slave select (SS) input of a slave device must be externally asserted before a master device can exchange data with the slave device. \overline{SS} must be low before data transactions and must stay low for the duration of the transaction. The \overline{SS} line of the master must be held high.

The other three lines are dedicated to the SPI whenever the serial peripheral interface is on.

The state of the master and slave CPHA bits affects the operation of SS. CPHA settings should be identical for master and slave. When CPHA = 0, the shift clock is the OR of \overline{SS} with SCK. In this clock phase mode, \overline{SS} must go high between successive characters in an SPI message. When CPHA = 1, \overline{SS} can be left low between successive SPI characters. In cases where there is only one SPI slave MCU, its \overline{SS} line can be tied to VSS as long as only CPHA = 1 clock mode is used.

16.3.4 SS output enable

Available in master mode only, the SS output is enabled with the SSOE bit in the SPCR register. The \overline{SS} output pin is connected to the \overline{SS} input pin of the slave device. The \overline{SS} output automatically goes low for each transmission when selecting external device and it goes high during each idling state to deselect external devices.



DRSS	SSOE	Master Mode	Slave Mode
0	0	SS input (With Mode Fault). See section SPI I/O mode section for detail.	SS Input (Not affected by SSOE)
0	1	Reserved	SS Input (Not affected by SSOE)
1	0	SS General purpose I/O (No Mode Fault)	SS Input (Not affected by SSOE)
1	1	SS output (No Mode Fault)	SS Input (Not affected by SSOE)

During master mode (with SSOE=DRSS= 0), mode fault will be set if \overline{SS} pin is detected low. When mode fault is detected hardware will clear MSTR bit and SPE bit in the meantime it will also generated interrupt request, if ESPI is enabled.



SPI interrupt request

16.3.5 SPI I/O pins mode

When SPI is disabled (SPE = 0) the corresponding I/O is following the setting determined by port mode setting (SFR P2M1 & P2M2). When SPI is enabled (SPE = 1) the SPI pins I/O mode follow the below table. For \overline{SS} pin it is always at Quasi-bidirectional mode whether it is configured as master or slave.

	MISO	MOSI	CLK	SS
Master	Input	Output	Output	Output ^[1] : DRSS=0,SSOE=0 Input: DRSS=1, SSOE=1
Slave	Output ^[2] during \overline{SS} = Low Else Input mode	Input	Input	Input

Input = Quasi-bidirectional mode; Output = Push-pull mode

- **Output**^[1] = This output mode in SS is Quasi-bidirectional output mode. Master needs to detect mode fault during master outputs \overline{SS} low.
- **Output**^[2] = In SLAVE mode, MISO is in output mode only during the time of SS =Low. Otherwise it must keep in input mode (Quasi-bidirectional).



16.3.6 Programmable serial clock's phase and polarity

The clock polarity SPCR.CPOL control bit selects active high or active low SCK clock, and has no significant effect on the transfer format. The clock phase SPCR.CPHA control bit selects one of two different transfer protocols by sampling data on odd numbered SCK edges or on even numbered SCK edges. Thus, both these bits enable selection of four possible clock formats to be used by SPI system. The clock phase and polarity should be identical for the master SPI device and the communicating slave device.

When CPHA equals 0, the SS line must be negated and reasserted between each successive serial

byte. Also, if the slave writes data to the SPI data register (SPDR) while SS is low, a write collision

error results. When CPHA equals 1, the SS line can remain low between successive transfers. When CPHA = 0, data is sample on the first edge of SPCLK and when CPHA = 1 data is sample on the second edge of the SPCLK. Prior to changing CPOL setting, SPE must be disabled first.

16.3.7 Receive double buffered data register

This device is single buffered in the transmit direction and double buffered in the receive direction. This means that new data for transmission cannot be written to the shifter until the previous transfer is complete; however, received data is transferred into a parallel read data buffer so the shifter is free to accept a second serial byte. As long as the first byte is read out of the read data buffer before the next byte is ready to be transferred, no overrun condition occurs.

If overrun occur, SPIOVF is set. Second byte serial data cannot be transferred successfully into the data register during overrun condition and the data register will remains the value of the previous byte.



16.3.8 LSB first enable

By default, this device transfer the SPI data most significant bit first. This device provides a control bit SPCR.LSBFE to allow support of transfer of SPI data in least significant bit first.

16.3.9 Write Collision detection

Write collision indicates that an attempt was made to write data to the SPDR while a transfer was in progress. SPDR is not double buffered in the transmit direction, any writes to SPDR cause data to be written directly into the SPI shift register. This write corrupts any transfer in progress, a write collision error is generated (WCOL will be set). The transfer continues undisturbed, and the write data that caused the error is not written to the shifter. A write collision is normally a slave error because a slave has no control over when a master initiates a transfer. A master knows when a transfer is in progress, so there is no reason for a master to generate a write-collision error, although the SPI logic can detect write collisions in both master and slave devices.

WCOL flag is clear by software.

16.3.10 Transfer complete interrupt

This device consists of an interrupt flag at SPSR.SPIF. This flag will be set upon completion of data transfer with external device, or when a new data have been received and copied to SPDR. If interrupt is enable (through ESPI located at IE1.3), the SPI interrupt request will be generated, if global enable is also enabled. SPIF is a software clear interrupt.

16.3.11 Mode Fault

Error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault.

When the SPI system is configured as a master and the SS input line goes to active low, a mode fault error has occurred — usually because two devices have attempted to act as master at the same time. In cases where more than one device is concurrently configured as a master, there is a chance of contention between two pin drivers. For push-pull CMOS drivers, this contention can cause permanent damage. The mode fault mechanism attempts to protect the device by disabling the drivers. The MSTR & SPE control bits in the SPCR associated with the SPI are cleared and an interrupt is generated subject to masking by the ESPI control bit.

Other precautions may need to be taken to prevent driver damage. If two devices are made masters at the same time, mode fault does not help protect either one unless one of them selects the other as slave. The amount of damage possible depends on the length of time both devices attempt to act as master.

MODF bit is set automatically by SPI hardware, if the MSTR control bit is set and the slave select input pin becomes 0. This condition is not permitted in normal operation. In the case where \overline{SS} is set, it is an output pin rather than being dedicated as the \overline{SS} input for the SPI system. In this special case, the mode fault function is inhibited and MODF remains cleared. This flag is cleared by software.

The following shows the sample hardware connection for multi-master/slave environment.

Preliminary W79E834 Data Sheet





SPI multi-master slave environment



17. TIMED ACCESS PROTECTION

W79E834 has a new feature, like the Watchdog Timer which is a crucial to proper operation of the system. If left unprotected, errant code may write to the Watchdog control bits resulting in incorrect operation and loss of control. In order to prevent this, it has a protection scheme which controls the write access to critical bits. This protection scheme is done using a timed access.

In this method, the bits which are to be protected have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. This write enable window is open for 3 machine cycles if certain conditions are met. After 3 machine cycles, this window automatically closes. The window is opened by writing AAh and immediately 55h to the Timed Access (TA) SFR. This SFR is located at address C7h. The suggested code for opening the timed access window is

ТА	REG	0C7h	; Define new register TA, located at 0C7h
	MOV	TA, #0AAh	
	MOV	TA, #055h	

When the software writes AAh to the TA SFR, a counter is started. This counter waits for 3 machine cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the first write (AAh), then the timed access window is opened. It remains open for 3 machine cycles, during which the user may write to the protected bits. Once the window closes the procedure must be repeated to access the other protected bits.

Examples of Timed Assessing are shown below.

Example 1: Va	alid access		
MOV	TA, #0AAh	; 3 M/C	Note: M/C = Machine Cycles
MOV	TA, #055h	;3 M/C	
MOV	WDCON, #00h	;3 M/C	
Example 2: Va	alid access		
MOV	TA, #0AAh	; 3 M/C	
MOV	TA, #055h	; 3 M/C	
NOP		; 1 M/C	
SETB	EWRST	; 2 M/C	
Example 3: Va	alid access		
MOV	TA, #0Aah	; 3 M/C	
MOV	TA, #055h	; 3 M/C	
ORL	WDCON, #00000010B ; 3M/C		
Example 4: In	valid access		
MOV	TA, #0AAh	; 3 M/C	
MOV	TA, #055h	; 3 M/C	
NOP		; 1 M/C	

Preliminary W79E834 Data Sheet



NOP		; 1 M/C
CLR	EWT	; 2 M/C
Example 5:	Invalid Access	
MOV	TA, #0AAh	; 3 M/C
NOP		; 1 M/C
MOV	TA, #055h	; 3 M/C
SETB	EWT	; 2 M/C

In the first three examples, the writing to the protected bits is done before the 3 machine cycles' window closes. In Example 4, however, the writing to the protected bit occurs after the window has closed, and so there is effectively no change in the status of the protected bit. In Example 5, the second write to TA occurs 4 machine cycles after the first write, therefore the timed access window is not opened at all, and the write to the protected bit fails.



18. KEYBOARD INTERRUPT (KBI)

W79E834 is provided with 8 keyboard interrupt function to detect keypad status which key is acted, and allow a single interrupt to be generated when any key is pressed on a keyboard or keypad connected to specific pins of the device, as shown below Figure. This interrupt may be used to wake up the CPU from Idle or Power Down modes, after chip is in Power Down or Idle Mode.

To support keyboard function is by Port 0. It can allow any or all pins of Port 0 to be enabled to cause this interrupt. Port pins are enabled by the setting of bits of KBI0 ~ KBI7 in the KBI register, as shown below Figure. The Keyboard Interrupt Flag (KBF) in the AUXR1 register is set when any enabled pin is pulled low while the KBI interrupt function is active, and the low pulse must more than 1 machine cycle, an interrupt will be generated if it has been enabled. The KBF bit set by hardware and must be cleared by software. In order to determine which key was pressed, the KBI will allow the interrupt service routine to poll port 0.





19. I/O PORT CONFIGURATION

W79E834 has three I/O ports, port 0, port 1, port 2, P3.0 and P3.1. All pins of I/O ports can be configured to one of four types by software except P1.5 is only input pin or set to reset pin. When P1.5 is configured reset pin by RPD=0 in the CONFIG 1 register, the device can support 23 pins by use Crystal. If used on-chip RC oscillator the P1.5 is configured input pin, the device can be supported up to 24 pins. The I/O ports configuration setting as below table.

PxM1.y PxM2.y Port Input/Output Mode					
0	0	Quasi-bidirectional			
0	1	Push-Pull			
1	0	Input Only (High Impedance)			
1	1	Open Drain			

All port pins can be determined to high or low after reset by configure PRHI bit in the CONFIG1 register. After reset, these pins are in quasi-bidirectional mode. The port pin of P1.5 only is a Schmitt trigger input.

Enabled toggle outputs from Timer 0 and Timer 1 by ENT0 and ENT1 on P2M1 register, the output frequency of Timer 0 or Timer 1 is by Timer overflow.

Each I/O port of W79E834 may be selected to use TTL level inputs or Schmitt inputs by P(n)S bit on P2M1 register; where n is 0, 1 or 2. When P(n)S is set to 1, Ports are selected Schmitt trigger inputs on Port(n). The P2.0 (XTAL2) can be configured clock output when used on-chip RC or external Oscillator is clock source, and the frequency of clock output is divided by 4 on on-chip RC clock or external Oscillator.

19.1 Quasi-Bidirectional Output Configuration

The default port output configuration for standard W79E834 I/O ports is the quasi-bidirectional output that is common on the 80C51 and most of its derivatives. This output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes. One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch for the pin contains a logic 1. The very weak pull-up sources a very small current that will pull the pin high if it is left floating.

A second pull-up, called the "weak" pull-up, is turned on when the port latch for the pin contains a logic 1 and the pin itself is also at a logic 1 level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If a pin that has a logic 1 on it is pulled low by an external device, the weak pull-up turns off, and only the very weak pull-up remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pull-up and take the voltage on the port pin below its input threshold.

Preliminary W79E834 Data Sheet



The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pull-up turns on for a brief time, two CPU clocks, in order to pull the port pin high quickly. Then it turns off again. The quasi-bidirectional port configuration is shown as below.



19.2 Open Drain Output Configuration

The open drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to VDD. The pull-down for this mode is the same as for the quasi-bidirectional mode. The open drain port configuration is shown as below.



19.3 Push-Pull Output Configuration

The push-pull output configuration has the same pull-down structure as both the open drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch



contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. The push-pull port configuration is shown below. One port pin that cannot be configured is P1.5. P1.5 may be used as a Schmitt trigger input if the device has been configured for an internal reset and is not using the external reset input function /RST.

The value of port pins at reset is determined by the PRHI bit in the CONFIG1 register. Ports may be configured to reset high or low as needed for the application. When port pins are driven high at reset, they are in quasi-bidirectional mode and therefore do not source large amounts of current. Every output on the device may potentially be used as a 20mA sink LED drive output. However, there is a maximum total output current for all ports which must not be exceeded.

All ports pins of the device have slew rate controlled outputs. This is to limit noise generated by quickly switching output signals. The slew rate is factory set to approximately 10 ns rise and fall times. The unused bits in the P3M1 are used for other purposes. These bits can enable Schmitt trigger inputs on each I/O port, enable toggle outputs from Timer 0 and Timer 1, and enable a clock output if either the internal RC oscillator or external clock input is being used. The last two functions are described in the Timer/Counters and Oscillator sections respectively. Each I/O port of this device may be selected to use TTL level inputs or Schmitt inputs with hysteresis. A single configuration bit determines this selection for the entire port. Port pin P1.5 always has a Schmitt trigger input.





20. OSCILLATOR

W79E834 provides three oscillator input option. These are configured at CONFIG register (CONFIG1) that include On-Chip RC Oscillator Option, External Clock Input Option and Crystal Oscillator Input Option. The Crystal Oscillator Input frequency may be supported from 4MHz to 16MHz, and without capacitor or resister.



20.1 On-Chip RC Oscillator Option

The On-Chip RC Oscillator is fixed at 6MHz +/- 25% frequency to support clock source. When FOSC1, FOSC0 = 01H, the On-Chip RC Oscillator is enabled. A clock output on P3.0 (XTAL2) may be enabled when On-Chip RC oscillator is used.

20.2 External Clock Input Option

The clock source pin (XTAL1) is from External Clock Input by FOSC1, FOSC0 = 11H, and frequency range is form 0Hz up to 16MHz. A clock output on P3.0 (XTAL2) may be enabled when External Clock Input is used.

W79E834 supports a clock output function when either the on-chip RC oscillator or the external clock input options is selected. This allows external devices to synchronize to the device. When enabled, via the ENCLK bit in the P3M2 register, the clock output appears on the XTAL2/CLKOUT pin whenever the on-chip oscillator is running, including in Idle Mode. The frequency of the clock output is 1/4 of the CPU clock rate. If the clock output is not needed in Idle Mode, it may be turned off prior to entering Idle mode, saving additional power. The clock output may also be enabled when the external clock input option is selected.



20.3 CPU Clock Rate select

The CPU clock of W79E834 may be selected by the DIVM register. If DIVM = 00H, the CPU clock is running at 4 CPU clock pre machine cycle, and without any division from source clock (Fosc). When the DIVM register is set to N value, the CPU clock is divided by 2(DVIM+1), so CPU clock frequency division is from 4 to 512. The user may use this feature to set CPU at a lower speed rate for reducing power consumption. This is very similar to the situation when CPU has entered Idle mode. In addition this frequency division function affect all peripheral timings as they are all sourcing from the CPU clock(Fcpu).

21. POWER MONITORING FUNCTION

Power-On Detect and Brownout are two additional power monitoring functions implemented in W79E834 to prevent incorrect operation during power up and power drop or loss.

21.1 Power On Detect

The Power–On Detect function is a designed to detect power up after power voltage reaches to a level where Brownout Detect can work. After power on detect, the POR (PCON.4) will be set to "1" to indicate an initial power up condition. The POR flag will be cleared by software.

21.2 Brownout Detect

The Brownout Detect function is detect power voltage is drops to brownout voltage level, and allows preventing some process work or indicate power warming. W79E834 has two brownout voltage levels to select by BOV (CONFIG1.4). If BOV =0 that brownout voltage level is 3.8V, If BOV = 1 that brownout voltage level is 2.5V. When the Brownout voltage is drop to select level, the brownout detector will detect and keeps this active until VDD is returns to above brownout Detect voltage. The Brownout Detect block is as follow.



When Brownout Detect is enabled by BOD (AUXR1.6), the BOF (PCON.5) flag will be set that it causes brownout reset or interrupt, and BOF will be cleared by software. If BOI (AUXR1.5) is set to "1", the brownout detect will cause interrupt via the EA (IE.7) and EBO (IE.5) bits is set.

In order to guarantee a correct detection of Brownout, The VDD fail time must be slower than 50mV/us, and rise time is slower than 2mV/us to ensure a proper reset.



22. PULSE WIDTH MODULATED OUTPUTS (PWM)

The W79E834 contains four Pulse Width Modulated (PWM) channels which generate pulses of programmable length and interval. The output for PWM0 is on P1.6, PWM1 on P1.7, PWM2 on P0.0 and PWM3 on P2.1. After chip reset the internal output of the each PWM channel is a "1". Note that the state of the pin will not reflect this if CONFIG1.5, PRHI, is set to a zero. In this case before the pin will reflect the state of the internal PWM output a "1" must be written to each port bit that serves as a PWM output. A block diagram is shown as below Figure. The interval between successive outputs is controlled by a 10–bit down counter which uses the internal microcontroller clock as its input. The PWM counter clock, has the same frequency as the clock source $F_{CPWM} = F_{CPU}$. When the counter reaches underflow it is reloaded with a user selectable value. This mechanism allows the user to set the PWM frequency at any integer sub–multiple of the microcontroller clock frequency. The repetition frequency of the PWM is given by: $f_{PWM} = F_{CPWM} / (PWMP+1)$ where PWMP is contained in PWMPH and PWMPL SFR.

The PWMP register fact that writes are not into the Counter register that controls the counter; rather they are into a holding register. As described below the transfer of data from this holding register, into the register which contains the actual reload value, is controlled by the user's program.

The width of each PWM output pulse is determined by the value in the appropriate Compare registers, PWM0L through PWM3L and PWM0H through PWM3H. When the counter described above reaches underflow the PWM output is forced high. It remains high until the compare value is reached at which point it goes low until the next underflow. The number of microcontroller clock pulses that the PWMn output is high is given by:

 $t_{HI} = (PWMP - PWMn+1)$





PWM Block Diagram

A compare value greater than the counter reloaded value resulted in the PWM output being permanently low. In addition there are two special cases. A compare value of all zeroes, 000H, causes the output to remain permanently high. A compare value of all ones, 3FFH, results in the PWM output remaining permanently low. Again the compare value is loaded into a Compare register. The transfer from this holding register to the actual Compare register is under program control. The register assignments are shown below where the number immediately following "PWMn" identifies the PWM output. Thus PWM0 controls the width of PWM0, PWM1 the width of PWM1 etc.

The overall functioning of the PWM module is controlled by the contents of the PWMCON1 register. The operation of most of the control bits is straightforward. There is an invert bit for each output which



causes results in the output to have the opposite value compared to its non-inverted output. The transfer of the data from the Counter and Compare registers to the control registers is controlled by the PWMCON1.6 (load) while PWMCON1.7 (PWMRUN) allows the PWM to be either in the run or idle state. The user can monitor when underflow causes the transfer to occur by monitoring the Transfer bit PWCON1.6 (load) or PWMCON1.5 (PWMF flag). When the transfer takes place the PWM logic automatically resets those bits by next clock cycle.

This device has added an interrupt flag for PWM underflow. When PWM 10-bit down counter underflows, PWMF flag (PWMCON1.5) is asserted and PWM interrupt is requested if PWM interrupt is enabled (IE1.5). PWMF is set by hardware and only be cleared by software.

The fact that the transfer from the Counter and PWMn register to the working registers (10-bit Counter and Compare register) only occurs when there is an underflow in the counter results in the need for the user's program to observe the following precautions. If PWMCON1 is written with Load set without Run being enabled the transfer will never take place. Thus if a subsequent write sets Run without Load the compare and counter values will not be those expected. If Load and Run are set, and prior to underflow there is a subsequent load of PWMCON1 which sets Run but not Load, the load will never take place. Again the compare and counter values that existed prior to the update attempt will be used.

As outlined above the Load bit can be polled to determine when the load occurs. Unless there is a compelling reason to do otherwise, it is recommended that both PWMRUN (PWMCON1.7), and Load (PWMCON1.6) be set when PWMCON1 is written.

When the PWMRUN bit, PWMCON1.7 is cleared the PWM outputs take on the state they had just prior to the bit being cleared. In general this state is not known. In order to place the outputs in a known state when PWMRUN is cleared the Compare registers can be written to either the "always 1" or "always 0" so the output will have the output desired when the counter is halted. After this PWMCON1 should be written with the Load and Run bits are enabled. After this is done PWMCON1 is polled to find that the Load has taken place. Once the load has occurred the Run bit in PWMCON1 can be cleared. The outputs will retain the state they had just prior to the Run being cleared.



23. ANALOG-TO-DIGITAL CONVERTER

The ADC contains a DAC which converts the contents of a successive approximation register to a voltage (VDAC) which is compared to the analog input voltage (Vin). The output of the comparator is fed to the successive approximation control logic which controls the successive approximation register. A conversion is initiated by setting ADCS in the ADCCON register. ADCS can be set by software only or by either hardware or software.

The software only start mode is selected when control bit ADCCON.5 (ADCEX) =0. A conversion is then started by setting control bit ADCCON.3 (ADCS) The hardware or software start mode is selected when ADCCON.5 =1, and a conversion may be started by setting ADCCON.3 as above or by applying a rising edge to external pin STADC. When a conversion is started by applying a rising edge, a low level must be applied to STADC for at least one machine cycle followed by a high level for at least one machine cycle.

The low-to-high transition of STADC is recognized at the end of a machine cycle, and the conversion commences at the beginning of the next cycle. When a conversion is initiated by software, the conversion starts at the beginning of the machine cycle which follows the instruction that sets ADCS. ADCS is actually implemented with tpw flip-flops: a command flip-flop which is affected by set operations, and a status flag which is accessed during read operations.

The next two machine cycles are used to initiate the converter. At the end of the first cycle, the ADCS status flag is set end a value of "1" will be returned if the ADCS flag is read while the conversion is in progress. Sampling of the analog input commences at the end of the second cycle.

During the next eight machine cycles, the voltage at the previously selected pin of one of analog input pin is sampled, and this input voltage should be stable in order to obtain a useful sample. In any event, the input voltage slew rate must be less than 10V/ms in order to prevent an undefined result.

The successive approximation control logic first sets the most significant bit and clears all other bits in the successive approximation register (10 0000 0000b). The output of the DAC (50% full scale) is compared to the input voltage Vin. If the input voltage is greater than VDAC, then the bit remains set; otherwise if is cleared.

The successive approximation control logic now sets the next most significant bit (11 0000 0000b or 01 0000 0000b, depending on the previous result), and the VDAC is compared to Vin again. If the input voltage is greater then VDAC, then the bit remains set; otherwise it is cleared. This process is repeated until all ten bits have been tested, at which stage the result of the conversion is held in the successive approximation register. The conversion takes four machine cycles per bit.

The end of the 10-bit conversion is flagged by control bit ADCCON.4 (ADCI). The upper 8 bits of the result are held in special function register ADCH, and the two remaining bits are held in ADCCON.7 (ADC.1) and ADCCON.6 (ADC.0). The user may ignore the two least significant bits in ADCCON and use the ADC as an 8-bit converter (8 upper bits in ADCH). In any event, the total actual conversion



time is 52 machine cycles. ADCI will be set and the ADCS status flag will be reset after the ADCS is set.

Control bits ADCCON.0, ADCCON.1 and ADCCON.2 are used to control an analog multiplexer which selects one of eight analog channels. An ADC conversion in progress is unaffected by an external or software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1; a new ADC conversion already in progress is aborted when the idle or power down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode.

When ADCON.5 (ADCEX) is set by external pin to start ADC conversion, after W79E834 is entry idle mode, P1.4 can start ADC conversion at least 1 machine cycle.



23.1 ADC Resolution and Analog Supply:

The ADC circuit has its own supply pins (AVDD and AVSS) and one pins (Vref+) connected to each end of the DAC's resistance-ladder that the AVDD and Vref+ are connected to VDD and AVSS is connected to VSS. The ladder has 1023 equally spaced taps, separated by a resistance of "R". The first tap is located $0.5\times$ R above AVss, and the last tap is located $0.5\times$ R below Vref+. This gives a total ladder resistance of $1024\times$ R. This structure ensures that the DAC is monotonic and results in a symmetrical quantization error.

For input voltages between AVss and [(Vref+) + $\frac{1}{2}$ LSB], the 10-bit result of an A/D conversion will be 000000000B = 000H. For input voltages between [(Vref+) - $\frac{3}{2}$ LSB] and Vref+, the result of a conversion will be 111111111B = 3FFH. Vref+ and AVSS may be between AVDD + 0.2V and AVSS - 0.2 V. Vref+ should be positive with respect to AVSS, and the input voltage (Vin) should be between Vref+ and AVSS.

The result can always be calculated from the following formula:

Result = $1024 \times \frac{\text{Vin}}{\text{Vref } +}$ or Result = $1024 \times \frac{\text{Vin}}{\text{VDD}}$







24. ICP (IN-CIRCUIT PROGRAM) FLASH PROGRAM

The contexts of flash in W79E834 are empty by default. At the first use, you must program the flash EPROM by external Writer device or by ICP (In-Circuit Program) tool.

In the ICP tool, the user must be taken ICP's program pins before design in system design board which pins in some application circuits are P1.5, P0.4 and P0.5, as below figure. In the ICP program, the P1.5 must set to high voltage (~10.5V), and keeping this voltage to update code, data and/or configure two CONFIG bits. After finished, the high voltage of P1.5 will be released. So when use ICP program to suggest the power need power off then power on after ICP program was finished on the system board.

After entry ICP program mode, all pin will be set to quasi-bidirectional mode, and output to level "1".

W79E834 support programming of Flash EPROM that is 8K bytes AP Flash EPROM. This mode can separate update code or all update at AP Flash EPROM.



Note: 1. When use ICP to upgrade code, the P1.5, P0.4 and P0.5 must be taken within design system board.

2. After program finished by ICP, to suggest system power must power off and remove ICP connector then power on.



25. CONFIG BITS

W79E834 has two CONFIG bits (CONFIG1, CONFIG2) that must be defined at power up and can not be set the program after start of execution. Those features are configured through the use of two flash EPROM bytes, and the flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of flash EPROM (CONFIG2) and those operations on it are described below. The data of these bytes may be read by the MOVX instruction at the addresses.

25.1 CONFIG1



BIT	NAME	FUNCTION		
		Clock source of Watchdog Timer select bit:		
7	WDTE	0: The internal RC oscillator clock is for Watchdog Timer clock used.		
		1: The uC clock is for Watchdog Timer clock used.		
		Reset Pin Disable bit:		
6	RPD	0: Enable Reset function of Pin 1.5.		
		1: Disable Reset function of Pin 1.5, and it to be used as an input port pin.		
		Port Reset High or Low bit:		
5	PRHI	0: Port reset to low state.		
		1: Port reset to high state.		
		Brownout Voltage Select bit:		
4	BOV	0: Brownout detect voltage is 3.8V.		
		1: Brownout detect voltage is 2.5V.		

Preliminary W79E834 Data Sheet



Continued

BIT	NAME	FUNCTION			
3	-	Reserved.			
2	-	served.			
1	Fosc1	CPU Oscillator Type Select bit 1			
0	Fosc0	CPU Oscillator Type Select bit 0			

Oscillator Configuration bits:

FOSC1	FOSC0	OSC SOURCE
0	0	4MHz ~ 16MHz crystal
0	1	Internal RC Oscillator
1	0	Reserved
1	1	External Oscillator in XTAL1

25.2 CONFIG2



C7: 8K Flash EPROM Lock bit

This bit is used to protect the customer's program code. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the Flash EPROM data and CONFIG Registers can not be accessed again.

BIT 7	FUNCTION DESCRIPTION
1	The security of 8KB program code is not locked; It can be erased, programmed or read by Writer or ICP Writer.
0	The 8KB program code area is locked; It can't be read by Writer or ICP Writer.



26. ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	CONDITION	RATING	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Operating Temperature	ТА	-40	+85	٥C
Storage Temperature	Tst	-55	+150	۵°

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



27. DC ELECTRICAL CHARACTERISTICS

(TA = $-40 \sim 85^{\circ}$ C, unless otherwise specified.)

PARAMETER	SYMBOL	SPECIFICATION			TEST CONDITIONS	
		MIN.	MAX.	UNIT		
Operating Voltage	VDD	2.7	5.5	V	VDD=4.5V ~ 5.5V @ 16MHz	
					VDD=2.7V ~ 5.5V @ 12MHz	
Operating Current	IDD	-	25	mA	No load, RST = VSS,VDD = 5.0V @ 16MHz	
		-	15	mA	No load, RST = VSS, VDD= 3.0V @ 12MHz	
Idle Current	IIDLE	-	20	mA	No load, VDD = 5.5V	
					@ 16MHz	
		-	10	mA	No load, VDD = 3.0V	
					@ 12MHz	
Power Down Current	IPWDN	-	10	μA	No load, VDD = 5.5V	
					@ Disable BOV function	
		-	10	uA	No load, VDD = 3.0V	
					@ Disable BOV function	
Input Current P0, P1, P2	IIN1	-50	+10	μA	VDD = 5.5V, 0 <vin<vdd< td=""></vin<vdd<>	
Input Current RST ^[*1]	IIN2	-10	+300	μA	VDD = 5.5V, 0 <vin<vdd< td=""></vin<vdd<>	
Input Leakage Current P0, P1, P2 (Open Drain)	ILK	-10	+10	μA	VDD = 5.5V, 0 <vin<vdd< td=""></vin<vdd<>	
Logic 1 to 0 Transition Current P0, P1, P2	ITL ^[*3]	-500	-200	μA	VDD = 5.5V, VIN<2.0V	
Input Low Voltage P0, P1, P2	VIL1	0	0.8	V	VDD = 4.5V	
(TTL input)		0	0.6	V	VDD = 3.0V	
Input Low Voltage XTAL1 ^[*2]	VIL3	0	0.8	V	VDD = 4.5V	
		0	0.4	V	VDD = 3.0V	
Input High Voltage P0, P1, P2 (TTL input)	VIH1	2.4	VDD +0.2	V	VDD = 5.5V	
		2.0	VDD +0.2	V	VDD = 3.0V	
Negative going threshold	VILS	-	0.3VDD	V		
(Schmitt input)		0.5VDD				
Positive going threshold	VIHS	0.7VDD	VDD+0.5	V		
(Schmitt input)						
Hysteresis voltage	VHY			V	Typical =0.2VDD	
Input High Voltage XTAL1 ^[*2]	VIH3	3.5	VDD +0.2	V	VDD = 5.5V	
		2.4	VDD +0.2	V	VDD = 3.0V	

Preliminary W79E834 Data Sheet



h					
Source Current P0, P1, P2	lsr1	-180	-360	uA	VDD = 4.5V, Vs = 2.4V
(Quasi-bidirectional and weak pull- up Mode)					
Output Low Voltage P0, P1, P2	VOL1	-	1.0	V	VDD = 2.7V, IOL = 20 mA
(PUSH-PULL Mode)		-	0.4	V	VDD = 2.7V, IOL = 3.2 mA
Output High Voltage P0, P1, P2	VOH	VDD-	-	V	VDD = 2.7V, IOH = -1mA
(PUSH-PULL Mode)		0.7			
Brownout voltage with BOV=1	V _{BO2.5}	2.45	2.65	V	TA = -0 to 70°C
Brownout voltage with BOV=0	V _{BO3.8}	3.45	3.90	V	TA = -0 to 70°C

Notes: *1. RST pin is a Schmitt trigger input.

*2. XTAL1 is a CMOS input.

*3. Pins of P0, P1, and P2 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when Vin approximates to 2V.

27.1 The ADC Converter DC ELECTRICAL CHARACTERISTICS

($V_{DD}-V_{SS}$ = 3.0~5V, TA = -40~85°C, Fosc = 16MHz, unless otherwise specified.)

PARAMETER SYMBOL			SPECIFIC	TEST CONDITIONS		
		MIN.	TYP.	MAX.	UNIT	
Analog input	AVin	V _{SS} -0.2		V _{DD} +0.2	V	
ADC clock	ADCCLK	200KHz	-	5MHz	Hz	ADC block circuit input clock
Conversion time	t _C		52t _{ADC} ¹		us	
Differential non-linearity	DNL	-1	-	+1	LSB	
Integral non-linearity	INL	-2	-	+2	LSB	
Offset error	Ofe	-1	-	+1	LSB	
Gain error	Ge	-1	-	+1	%	
Absolute voltage error	Ae	-3	-	+3	LSB	

Notes:

1. tADC: The period time of ADC input clock.



28. AC ELECTRICAL CHARACTERISTICS



Note: Duty cycle is 50%.

29. EXTERNAL CLOCK CHARACTERISTICS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Clock High Time	t _{CHCX}	12.5	-	-	nS	
Clock Low Time	t _{CLCX}	12.5	-	-	nS	
Clock Rise Time	t _{CLCH}	-	-	10	nS	
Clock Fall Time	t _{CHCL}	-	-	10	nS	



30. AC SPECIFICATION

PARAMETER	SYMBOL	VARIABLE CLOCK MIN.	VARIABLE CLOCK MAX.	UNITS
Oscillator Frequency	1/t _{CLCL}	0	16	MHz

31. TYPICAL APPLICATION CIRCUITS

CRYSTAL	C1	C2	R
4MHz ~ 16 MHz	without	without	without

The above table shows the reference values for crystal applications.





32. PACKAGE DIMENSIONS

32.1 28-Lead SOP (300 mil)



Preliminary W79E834 Data Sheet



32.2 48L LQFP (7x7x1.4mm footprint 2.0mm)



33. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Aug. 15, 2006	-	Initial Issued
A11	Sep. 05, 2006		Revise parts information
A13	Oct. 12, 2006	6	To add W79E834ALG part number

Important Notice

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Winbond Electronics Corporation America Winbond Electronics (Shanghai) Ltd. Headquarters 2727 North First Street, San Jose, 27F, 2299 Yan An W. Rd. Shanghai, No. 4, Creation Rd. III, Science-Based Industrial Park, CA 95134, U.S.A. 200336 China Hsinchu, Taiwan TEL: 1-408-9436666 TEL: 86-21-62365999 TEL: 886-3-5770066 FAX: 1-408-5441798 FAX: 86-21-62365998 FAX: 886-3-5665577 http://www.winbond.com.tw/ Taipei Office Winbond Electronics Corporation Japan Winbond Electronics (H.K.) Ltd. 9F, No.480, Rueiguang Rd., 7F Daini-ueno BLDG, 3-7-18 Unit 9-15, 22F, Millennium City, Neihu District, Taipei, 114, Shinyokohama Kohoku-ku, No. 378 Kwun Tong Rd., Taiwan, R.O.C. Yokohama, 222-0033 Kowloon, Hong Kong TEL: 886-2-8177-7168 TEL: 81-45-4781881 TEL: 852-27513100 FAX: 886-2-8751-3579 FAX: 81-45-4781800 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners