# TMS320C2x Digital Signal Processors

This appendix contains data sheet information on the TMS320C2x digital signal processors family, including the following devices:

- ☐ TMS32020
- ☐ TMS320C20
- TMS320C25, TMS320C25-50 and TMS320E25

Refer to Appendix B for data sheet information on the TMS320C26, to Appendix C for the TMS320C25-30, and to Appendix D for the military versions.



\_This Page Intentionally Left Blank\_




# TMS320 SECOND-GENERATION DIGITAL SIGNAL PROCESSORS

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990


- 80-ns Instruction Cycle Time
- 544 Words of On-Chip Data RAM
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 128K Words of Data/Program Space
- 32-Bit ALU/Accumulator
- 16 × 16-Bit Multiplier with a 32-Bit Product
- Block Moves for Data/Program Management
- Repeat Instructions for Efficient Use of Program Space
- Serial Port for Direct Codec Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow Off-Chip Memories/Peripherals
- On-Chip Timer for Control Operations
- Single 5-V Supply
- Packaging: 68-Pin PGA, PLCC, and CER-QUAD
- 68-to-28 Pin Conversion Adaptor Socket for EPROM Programming
- Commercial and Military Versions Available
- NMOS Technology:
  - TMS32020 ..... 200-ns cycle time
- CMOS Technology:
  - TMS320C25 . . . . . . 100-ns cycle time
  - TMS320E25 .....100-ns cycle time
  - TMS320C25-50 . . . . 80-ns cycle time

This data sheet provides complete design documentation for the second-generation devices of the TMS320 family. This facilitates the selection of the devices best suited for user applications by providing all specifications and special features for each TMS320 member. This data sheet is divided into four major sections: architecture, electrical specifications (NMOS and CMOS), timing diagrams, and mechanical data. In each of these sections, generic information is presented first, followed by specific device information. An index is provided for quick reference to specific information about a device.

## 68-PIN GB PACKAGE<sup>†</sup> (TOP VIEW)



## 68-PIN FN AND FZ PACKAGES<sup>†</sup> (TOP VIEW)



†See Pin Assignments Table and Pin Nomenclature Table (Page 2) for location and description of all pins.

Texas Instruments

and the

# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

### PGA AND PLCC/CER-QUAD PIN ASSIGNMENTS

FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN
AO	K1/26	A12	K8/40	D2	E1/16	D14	A5/3	INT2	H1/22	Vcc	H2/23
A1	K2/28	A13	L9/41	D3	D2/15	D15	B6/2	īS	J11/46	VCC	L6/35
A2	L3/29	A14	K9/42	D4	D1/14	DR	J1/24	MP/MC†	A6/1	VSS	B1/10
A3	K3/30	A15	L10/43	D5 .	C2/13	DS	K10/45	MSC	C10/59	VSS	K11/44
A4	L4/31	BIO	B7/68	D6	C1/12	ĐΧ	E11/54	PS	J10/47	VSS	L2/27
A5	K4/32	BR	G11/50	D7	B2/11	FSR	J2/25	READY	B8/66	XF	D11/56
A6	L5/33	CLKOUT1	C11/58	D8	A2/9	FSX	F10/53	rs .	A8/65	X1	G10/51
A7	K5/34	CLKOUT2	D10/57	D9	B3/8	HOLD	A7/67	R/W	H11/48	X2/CLKIN	F11/52
A8	K6/36	CLKR	B9/64	D10	A3/7	HOLDA	E10/55	STRB	H10/49		
A9	L7/37	CLKX	A9/63	D11	B4/6	IACK	B11/60	SYNC	F2/19		
A10	K7/38	DO	F1/18	D12	A4/5	INTO	G1/20	Vcc	A10/61		
A11	LB/39	D1	E2/17	D13	B5/4	ĪNT 1	G2/21	VCC	B10/62		

<sup>&</sup>lt;sup>†</sup>On the TMS32020, MP/MC must be connected to V<sub>CC</sub>.

### **PIN NOMENCLATURE**

SIGNALS	I/O/Z‡	DEFINITION
Vcc	-	5-V supply pins
VSS		Ground pins
X1	0	Output from internal oscillator for crystal
X2/CLKIN	j j	Input to internal oscillator from crystal or external clock
CLKOUT1	0	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	0	A second clock output signal
D15-D0	I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
A15-A0	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
PS, DS, IS	O/Z	Program, data, and I/O space select signals
R/₩	O/Z	Read/write signal
STRB	O/Z	Strobe signal
RS	1	Reset input
INT2-INTO	ı	External user interrupt inputs
MP/MC	1	Microprocessor/microcomputer mode select pin
MSC	0	Microstate complete signal
IACK	0	Interrupt acknowledge signal
READY	ı	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus
		transaction is complete.
BR	0	Bus request signal. Asserted when the TMS320C2x requires access to an external global data memory space.
XF	0	External flag output (latched software-programmable signal)
HOLD	i	Hold input. When asserted, TMS320C2x goes into an idle mode and places the data, address, and
		control lines in the high impedance state.
HOLDA	o	Hold acknowledge signal
SYNC	i	Synchronization input
BIO	1	Branch control input. Polled by BIOZ instruction.
DR	1	Serial data receive input
CLKR	1	Clock for receive input for serial port
FSR	1	Frame synchronization pulse for receive input
DX	O/Z	Serial data transmit output
CLKX	- 1	Clock for transmit output for serial port
FSX	1/O/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

<sup>&</sup>lt;sup>‡</sup>I/O/Z denotes input/output/high-impedance state.





### description

The TMS320 family of 16/32-bit single-chip digital signal processors combines the flexibility of a high-speed controller with the numerical capability of an array processor, thereby offering an inexpensive alternative to multichip bit-slice processors. The highly paralleled architecture and efficient instruction set provide speed and flexibility to produce a MOS microprocessor family that is capable of executing more than 12.5 MIPS (million instructions per second). The TMS320 family optimizes speed by implementing functions in hardware that other processors implement through microcode or software. This hardware-intensive approach provides the design engineer with processing power previously unavailable on a single chip.

The TMS320 family consists of three generations of digital signal processors. The first generation contains the TMS32010 and its spinoffs. The second generation includes the TMS32020, TMS320C25, and TMS320E25, which are described in this data sheet. The TMS320C30 is a floating-point DSP device designed for even higher performance. Many features are common among the TMS320 processors. Specific features are added in each processor to provide different cost/performance tradeoffs. Software compatibility is maintained throughout the family to protect the user's investment in architecture. Each processor has software and hardware tools to facilitate rapid design.

#### introduction

ma Pen

The TMS32010, the first NMOS digital signal processor in the TMS320 family, was introduced in 1983. Its powerful instruction set, inherent flexibility, high-speed number-crunching capabilities, and innovative architecture have made this high-performance, cost-effective processor the ideal solution to many telecommunications, computer, commercial, industrial, and military applications. Since that time, the TMS320C10, a low-power CMOS version of the industry-standard TMS32010, and other spinoff devices have been added to the first generation of the TMS320 family.

The second generation of the TMS320 family (referred to as TMS320C2x) includes four members, the TMS32020, TMS320C25, TMS320C25-50, and TMS320E25. The architecture of these devices is based upon that of the TMS32010.

The TMS32020, processed in NMOS technology, is source-code compatible with the TMS32010 and in many applications is capable of two times the throughput of the first-generation devices. Its enhanced instruction set (109 instructions), large on-chip data memory (544 words), large memory spaces, on-chip serial port, and hardware timer make the TMS32020 a powerful addition to the TMS320 family.

The TMS320C25 is the second member of the TMS320 second generation. It is processed in CMOS technology, is capable of an instruction cycle time of 100 ns, and is pin-for-pin and object-code compatible with the TMS32020. The TMS320C25's enhanced feature set greatly increases the functionality of the device over the TMS32020. Enhancements include 24 additional instructions (133 total), eight auxiliary registers, an eight-level hardware stack, 4K words of on-chip program ROM, a bit-reversed indexed-addressing mode, and the low-power dissipation inherent to the CMOS process. An extended-temperature range version (TMS320C25GBA) for the device is also available.

The TMS320C25-50 is a high-speed version of the TMS320C25. It is capable of an instruction cycle time of less than 80 ns. It is architecturally identical to the original 40-MHz version of the TMS320C25 and, thus, is pin-for-pin and object-code compatible with the TMS320C25.

The TMS320E25 is identical to the TMS320C25, with the exception that the on-chip 4K-word program ROM is replaced with a 4K-word on-chip program EPROM. On-chip EPROM allows realtime code development and modification for immediate evaluation of system performance.



## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990


#### Key Features: TMS32020

- 200-ns Instruction Cycle Time
- 544 Words of On-Chip Data RAM
- 128K Words of Total Data/Program Memory Space
- Wait States for Communication to Slower Off-Chip Memories
- Source Code Compatible with the TMS320C1x
- Single-Cycle Multiply/Accumulate Instructions
- Repeat Instructions
- Global Data Memory Interface
- Block Moves for Data/Program Management
- Five Auxiliary Registers with Dedicated Arithmetic Unit
- Serial Port for Multiprocessing or Interfacing to Codecs, Serial Analog-to-Digital Converters, etc.


### Key Features: TMS320C25, TMS320C25-50, TMS320E25

- 80-ns Instruction Cycle Time (TMS320C25-50)
- 100-ns Instruction Cycle Time (TMS320C25)
- 4K Words of On-Chip Secure Program EPROM (TMS320E25)
- 4K Words of On-Chip Program ROM (TMS320C25)
- 544 Words of On-Chip RAM
- 128K Words of Total Program/Data Memory Space
- Wait States for Communications to Slower Off-Chip Memories
- Object-Code Compatible with the TMS32020
- Source-Code Compatible with TMS320C1x
- 24 Additional Instructions to Support Adaptive Filtering, FFTs, and Extended-Precision Arithmetic
- Block Moves for Data/Program Management
- Single-Cycle Multiply/Accumulate Instructions
- Eight Auxiliary Registers with Dedicated Arithmetic Unit
- Bit-Reversed Indexed-Addressing Mode for Radix-2 FFTs
- Double-Buffered Serial Port

as Pen Com



- On-Chip Clock Generator
- Single 5-V Supply
- NMOS Technology
- 68-Pin Grid Array (PGA) Package



- On-Chip Clock Generator
- Single 5-V Supply
- Internal Security Mechanism (TMS320E25)
- 68-to-28 Pin Conversion Adaptor Socket
- CMOS Technology
- 68-Pin Grid Array (PGA) Package (TMS320C25)
- 68-Lead Plastic Leaded Chip Carrier (PLCC) Package (TMS320C25, TMS320C25-50)
- 68-Lead CER-QUAD Package (TMS320E25)



Table 1 provides an overview of the second-generation TMS320 processors with comparisons of memory, I/O, cycle timing, power, package type, technology, and military support. For specific availability, contact the nearest TI Field Sales Office.

TABLE 1. TMS320 SECOND-GENERATION DEVICE OVERVIEW

DEVICE		MEMORY				1/0↑				CYCLE	TYP		PACK	AGE
		ON-CHIP		OFF-CHIP		"J"			TIMER	TIME	POWER	R TYPE		
		RAM	ROM/EPROM	PROG	DATA	SER	PAR	DMA		(ns)	(mW)	PGA	PLCC	CER-QUAD
TMS32020 <sup>‡</sup>	(NMOS)	544	_	64K	64K	YES	16 × 16	YES	YES	200	1250	68	_	
TMS320C25 <sup>‡</sup>	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500	68	68	
TMS320C25-50 <sup>5</sup>	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	80	500	-	68	
TMS320E25 <sup>§</sup>	(CMOS)	544	4K	64K	64K	YES	16 × 16	CON	YES	100	500			68

<sup>†</sup>SER = serial; PAR = parallel; DMA = direct memory access; CON = concurrent DMA.

#### architecture

ma Pen

The TMS320 family utilizes a modified Harvard architecture for speed and flexibility. In a strict Harvard architecture, program and data memory lie in two separate spaces, permitting a full overlap of instruction fetch and execution. The TMS320 family's modification of the Harvard architecture allows transfers between program and data spaces, thereby increasing the flexibility of the device. This modification permits coefficients stored in program memory to be read into the RAM, eliminating the need for a separate coefficient ROM. It also makes available immediate instructions and subroutines based on computed values.

Increased throughput on the TMS320C2x devices for many DSP applications is accomplished by means of single-cycle multiply/accumulate instructions with a data move option, up to eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data-intensive signal processing.

The architectural design of the TMS320C2x emphasizes overall speed, communication, and flexibility in processor configuration. Control signals and instructions provide floating-point support, block-memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

### 32-bit ALU/accumulator

The 32-bit Arithmetic Logic Unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- · Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input may be provided from the Product Register (PR) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.




<sup>\$</sup> Military version available; contact nearest TI Field Sales Office for availability.

<sup>§</sup>Military version planned; contact nearest TI Field Sales Office for details.

### TMS320 SECOND-GENERATION **DEVICES**

### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

### functional block diagram (TMS320C2x)



<sup>†</sup>Shifters on TMS32020 (0, 1, 4) NOTE: Shaded areas are for TMS320C25 only

LEGEND ACCH ACCL ALU DARA ARB

ARP Data memory page pointer

Serial port data receive register

Serial port data transmit register

ma Plan

QIR PR PRD TIM

Period register for tim = Timer = Temporary register TR

GREG RSR XSR = Global memory allocation register = Serial port receive shift register = Serial port transmit shift register

STO.ST1 = Status registers C = Carry bit



#### scaling shifter

The TMS320C2x scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

#### 16 × 16-bit parallel multiplier

The 16  $\times$  16-bit hardware multiplier is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- · A 16-bit Temporary Register (TR) that holds one of the operands for the multiplier, and
- A 32-bit Product Register (PR) that holds the product.

Incorporated into the instruction set are single-cycle multiply/accumulate instructions that allow both operands to be processed simultaneously. The data for these operations may reside anywhere in internal or external memory, and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the Product Register (PR) output that are useful when performing multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

#### timer

The TMS320C2x provides a memory-mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1 on the TMS320C25. The timer is clocked by CLKOUT1/4 on the TMS32020. A timer interrupt (TINT) is generated every time the timer decrements to zero. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of PRD + 1 cycles of CLKOUT1 on the TMS320C25 or 4 × PRD × CLKOUT1 cycles on the TMS32020.

#### memory control

ma Pen

The TMS320C2x provides a total of 544 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. A data memory size of 544 words allows the TMS320C2x to handle a data array of 512 words (256 words if on-chip RAM is used for program memory), while still leaving 32 locations for intermediate storage. When using block B0 as program memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.

When using on-chip program RAM, ROM, EPROM, or high-speed external program memory, the TMS320C2x runs at full speed without wait states. However, the READY line can be used to interface the TMS320C2x to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The TMS320C2x provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the 64K-word data memory or program memory space, depending upon the memory configuration (see Figure 1). The CNFD (configure block BO as data memory) and CNFP (configure block BO as program memory) instructions allow dynamic configuration of the memory maps through software. Regardless of the configuration, the user may still execute from external program memory.

The TMS320C2x has six registers that are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.



# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

_	PROGRAM	_	PROGRAM		DATA	_
0(0000h) 31(001Fh)	INTERRUPTS AND RESERVED (EXTERNAL)	0(0000h) 31(001Fh)	INTERRUPTS AND RESERVED (ON-CHIP ROM/EPROM)	0(0000h) 5(0005h)	ON-CHIP MEMORY-MAPPED REGISTERS	
32(0020h)		32(0020h) 4015(0FAFh)	ON-CHIP ROM/EPROM	8(0008h) 95(005Fh)	RESERVED	PAGE 0
		4016(OFB0h) 4095(OFFFh)	RESERVED	96(0060h) 127(007Fh)	ON-CHIP BLOCK B2	
		4096(1000h)		128(0080h) 511(01FFh)	RESERVED	PAGES 1-3
	EXTERNAL		EXTERNAL	512(0200h) 767(02FFh)	ON-CHIP BLOCK BO	PAGES 4-5
				768(0300h)	ON-CHIP BLOCK B1	PAGES 6-7
65,535(OFFFFh)		65,535(OFFFFh)		1024(0400h) 65,535(0FFFFh)	EXTERNAL	PAGES 8-511

IF MP/MC = 1 (MICROPROCESSOR MODE) IF MP/MC = 0 (MICROCOMPUTER MODE ON TMS320C25)

#### (a) MEMORY MAPS AFTER A CNFD INSTRUCTION

	PROGRAM	_	PROGRAM		DATA	_
0(0000h)	INTERRUPTS AND RESERVED (EXTERNAL)	0(0000h)	INTERRUPTS AND RESERVED (ON-CHIP ROM/EPROM)	0(0000h)	ON-CHIP MEMORY-MAPPED REGISTERS	
31(001Fh) 32(0020h)		31(001Fh) 32(0020h) 4015(0FAFh)	ON-CHIP ROM/EPROM	5(0005h) 6(0006h) 95(005Fh)	RESERVED	PAGE 0
		4016(0FB0h) 4095(0FFFh)	RESERVED	96(0060h) 127(007Fh)	ON-CHIP BLOCK B2	
		4096(1000h)		128(0080h) 511(01FFh)	RESERVED	PAGES 1-3
1	EXTERNAL		EXTERNAL	512(0200h) 767(02FFh)	DOES NOT EXIST	PAGES 4-5
65,279(OFEFFh)		65,279(0FEFFh)		768(0300h) 1023(03FFh)	ON-CHIP BLOCK B1	PAGES 6-7
65,280(OFFOOh) 65,535(OFFFFh)	ON-CHIP BLOCK BO	65,280(0FF00h) 65,535(0FFFFh)	ON-CHIP BLOCK BO	1024(0400h) 65,535(0FFFFh)	EXTERNAL	PAGES 8-511

IF MP/MC = 1 (MICROPROCESSOR MODE)

as per as an

IF MP/MC = 0 (MICROCOMPUTER MODE ON TMS320C25)

(b) MEMORY MAPS AFTER A CNFP INSTRUCTION

FIGURE 1. MEMORY MAPS





#### interrupts and subroutines

The TMS320C2x has three external maskable user interrupts INT2-INT0, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instructions can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies to instructions that are repeated and to instructions that become multicycle due to the READY signal.

#### external interface

The TMS320C2x supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transactions are made with slower devices, the TMS320C2x processor waits until the other device completes its function and signals the processor via the READY line. Then, the TMS320C2x continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port may also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, and may be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing may be implemented by programming one device to transmit while the others are in the receive mode. The serial port on the TMS320C25 is double-buffered and fully static.

#### multiprocessing

ma 88

The flexibility of the TMS320C2x allows configurations to satisfy a wide range of system requirements and can be used as follows:

- · A standalone processor
- A multiprocessor with devices in parallel
- · A slave/host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device.

For multiprocessing applications, the TMS320C2x has the capability of allocating global data memory space and communicating with that space via the  $\overline{BR}$  (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the TMS320C2x's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space,  $\overline{BR}$  is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The TMS320C2x supports DMA (direct memory access) to its external program/data memory using the HOLD and HOLDA signals. Another processor can take complete control of the TMS320C2x's external memory by asserting HOLD low. This causes the TMS320C2x to place its address, data, and control lines in a high-impedance state, and assert HOLDA. On the TMS320C25, program execution from on-chip ROM may proceed concurrently when the device is in the hold mode.



## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### instruction set

The TMS320C2x microprocessor implements a comprehensive instruction set that supports both numeric-intensive signal processing operations as well as general-purpose applications, such as multiprocessing and high-speed control. The TMS32020 source code is upward-compatible with TMS320C25 source code. TMS320C20 object code runs directly on the TMS320C25.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast external program memory.

#### addressing modes

The TMS320C2x instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word(s).

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Up to eight auxiliary registers (AR0-AR7) provide flexible and powerful indirect addressing (five on the TMS32020, eight on the TMS320C25). To select a specific auxiliary register, the Auxiliary Register Pointer (ARP) is loaded with a value from 0 to 7 for AR0 through AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of ARO, single indirect addressing with no increment or decrement, and bit-reversal addressing (used in FFTs on the TMS320C25 only) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, following which the current auxiliary register and ARP may be modified.

### repeat feature

A repeat feature, used with instructions such as multiply/accumulates, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.





#### instruction set summary

ma Plan

Table 2 lists the symbols and abbreviations used in Table 3, the TMS320C25 instruction set summary. Table 3 consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping. The symbol (†) indicates those instructions that are not included in the TMS320C1x instruction set. The symbol (†) indicates instructions that are not included in the TMS32020 instruction set.

**TABLE 2. INSTRUCTION SYMBOLS** 

SYMBOL	MEANING
В	4-bit field specifying a bit code
СМ	2-bit field specifying compare mode
D	Data memory address field
FO	Format status bit
l l	Addressing mode bit
K	Immediate operand field
PA	Port address (PAO through PA15 are predefined
	assembler symbols equal to 0 through 15, respectively.)
PM	2-bit field specifying P register output shift code
AR	3-bit operand field specifying auxiliary register
s	4-bit left-shift code
×	3-bit accumulator left-shift field

### TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY

ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS											
MNEMONIC	DESCRIPTION	NO.	INSTRUCTION BIT CODE								
MILLINOINIO	22311111311	WORDS	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
ABS	Absolute value of accumulator	1	110011100001101								
ADD	Add to accumulator with shift	1	0 0 0 0 <del>- S - +   - D +  </del>								
ADDC‡	Add to accumulator with carry	1	0 1 0 0 0 0 1 1 I <del>&lt; D </del>								
ADDH	Add to high accumulator	1	0 1 0 0 1 0 0 0 1 <del>4 D </del>								
ADDK‡	Add to accumulator short immediate	1	1 1 0 0 1 1 0 0 <del>&lt; K → K → C</del>								
ADDS	Add to low accumulator with sign	1	0 1 0 0 1 0 0 1 I <del>&lt;                                 </del>								
	extension suppressed										
ADDT†	Add to accumulator with shift specified by	1	0 1 0 0 1 0 1 0 1 <del>4 D - +</del>								
	T register										
ADLK†	Add to accumulator long immediate with shift	2	1 1 0 1 - S- 0 0 0 0 0 0 1 0								
AND	AND with accumulator	1	0 1 0 0 1 1 1 0 I <del>- D D</del>								
ANDK†	AND immediate with accumulator with shift	2	1 1 0 1 - S- 0 0 0 0 0 1 0 0								
CMPL <sup>†</sup>	Complement accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 1 1 1								
LAC	Load accumulator with shift	1	0 0 1 0 <del>- S - &gt;</del>   <del>- D - &gt;</del>								
LACK	Load accumulator immediate short	1	1 1 0 0 1 0 1 0 <del>- K K </del>								
LACT <sup>†</sup>	Load accumulator with shift specified by T register	1	0 1 0 0 0 0 1 0 I - D								
LALK†	Load accumulator long immediate with shift	2	1 1 0 1 <del>4 S &gt; </del> 0 0 0 0 0 0 0 1								
NEG†	Negate accumulator	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 1 1								
NORM†	Normalize contents of accumulator	1 1	1 1 0 0 1 1 1 0 1 X X X 0 0 1 C								
OR	OR with accumulator	1	0 1 0 0 1 1 0 1 I <del>4 D </del>								
ORK <sup>†</sup>	OR immediate with accumulator with shift	2	1 1 0 1 - S - 0 0 0 0 0 1 0 1								
ROL <sup>‡</sup>	Rotate accumulator left	1	1100111000110100								
ROE*	Rotate accumulator right	li	110011100011010								
SACH	Store high accumulator with shift	li	0 1 1 0 1 <del>4</del> X → 1 <del>4 D</del>								
	Store low accumulator with shift	l i	0 1 1 0 0 <del>4 X →</del> I <del>4 D</del>								
SACL SBLK <sup>†</sup>	Subtract from accumulator long immediate with shift		1 1 0 1 <del>- s - 0</del> 0 0 0 0 0 1								
		1	1100111000011000								
SFL <sup>†</sup>	Shift accumulator left	l i	1 1 0 0 1 1 1 0 0 0 0 1 1 0 0								
SFR <sup>†</sup>	Shift accumulator right	1	0 0 0 1 4 5 1 4 0								
SUB	Subtract from accumulator with shift	;	0 1 0 0 1 1 1 1 1 <del>  D</del>								
SUBB <sup>‡</sup>	Subtract from accumulator with borrow	'1	010001111								
SUBC	Conditional subtract		010001001								
SUBH	Subtract from high accumulator	¦	11001101 <del>K</del>								
SUBK <sup>‡</sup>	Subtract from accumulator short immediate		010001011								
SUBS	Subtract from low accumulator with sign	1	10100010114								
	extension suppressed	١.	010001101								
SUBT	Subtract from accumulator with shift specified by	1	010001101								
	T register	١.	010011001								
XOR	Exclusive-OR with accumulator	1									
XORK <sup>†</sup>	Exclusive-OR immediate with accumulator with shift	2									
ZAC	Zero accumulator	1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
ZALH	Zero low accumulator and load high accumulator	1	010000001								
ZALR <sup>‡</sup>	Zero low accumulator and load high accumulator with rounding	1	011110111								
ZALS	Zero accumulator and load low accumulator with sign extension suppressed	1	010000011 <del>- D</del>								

<sup>&</sup>lt;sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>&</sup>lt;sup>‡</sup>These instructions are not included in the TMS32020 instruction set.





TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

	AUXILIARY REGISTERS AND DATA	PAGE POIN	INSTRUCTIONS				
MNEMONIC	DESCRIPTION	NO. WORDS		UCTION BIT CODE			
ADRK <sup>‡</sup>	Add to auxiliary register short immediate	1	1 1 1 1 1	9 8 7 6 5 4 3 2 1 0			
CMPR <sup>†</sup>	Compare auxiliary register with auxiliary register ARO	1		1 0 0 1 0 1 0 0 <b>⊲</b> CM▶			
LAR	Load auxiliary register	1	0110 -	B			
LARK	Load auxiliary register short immediate	1	1000 -	R->			
LARP	Load auxiliary register pointer	1		0 1 1 0 0 0 1 <del>4 R -&gt;</del>			
LDP	Load data memory page pointer	,		1 0 1 ← □			
LDPK	Load data memory page pointer immediate	1		0 <b>←</b> DP →			
LRLK†	Load auxiliary register long immediate	2	1010	R			
MAR	Modify auxiliary register	1	10101	0 1			
SAR	Store auxiliary register	1	1 1 1 0 -	R>   <b>←</b> D>			
SBRK <sup>‡</sup>	Subtract from auxiliary register short immediate	1	1 1 1 1 1	1 1 <del>← K</del>			
	T REGISTER, P REGISTER, AND	MIN TIDI V					
	T REGISTER, F REGISTER, AND	MOLTIFLT	TROCTIONS				
MNEMONIC	DESCRIPTION	NO. INSTRUCTION BIT CODE					
		WONDS	14 13 12 11 10	9 8 7 6 5 4 3 2 1 0			
APAC	Add P register to accumulator	1	1 0 0 1 1	1000010101			
LPH <sup>†</sup>	Load high P register	1	10100	1 1 I <b>←</b> D →			
LT	Load T register	1	0 1 1 1 1	0 0 I <del></del>			
LTA	Load T register and accumulate previous product	1	0 1 1 1 1 0	0 1 I <del>←                                 </del>			
LTD	Load T register, accumulate previous product, and move data	1	0 1 1 1 1	1 1 1 ←			
LTP <sup>†</sup>	Load T register and store P register in accumulator	1	0 1 1 1 1	1 0 ! <b>←</b> D →			
LTS <sup>†</sup>	Load T register and subtract previous product	1	10110	1 1 ↓ <del>&lt;</del> D			
MAC <sup>†</sup>	Multiply and accumulate	2	10111	0 1 I <del>4 D D</del>			
MACD†	Multiply and accumulate with data move	2	10111	0 0 I <b>←</b>			
MPY	Multiply (with T register, store product in P register)	1	0 1 1 1 0	0 0 1 <b>←</b>			
MPYA <sup>‡</sup>	Multiply and accumulate previous product	1	0 1 1 1 0	1 0 I <del>← D →</del>			
MPYK	Multiply immediate	1	0 1 🕶	×			
MPYS <sup>‡</sup>	Multiply and subtract previous product	1	0 1 1 1 0	1 1 1 <del>← D →</del>			
MPYU <sup>‡</sup>	Multiply unsigned	1	1 0 0 1 1	1 1 1 <b>←</b> D →			
PAC	Load accumulator with P register	1	10011	1000010100			
SPAC	Subtract P register from accumulator	1	10011	1000010110			
SPH <sup>‡</sup>	Store high P register	1	11111	0 1 I <del>← D →</del>			
SPL <sup>‡</sup>	Store low P register	1	11111	0 0 1 ← □			
SPM <sup>†</sup>	Set P register output shift mode	1	10011	1 0 0 0 0 0 1 0 <b>⊲</b> PM►			
SQRA†	Square and accumulate	1	0 1 1 1 0 0	0 1 1 ←			
SQRS†	Square and subtract previous product	1	10110	1 0 1 <b>←</b> D			

<sup>&</sup>lt;sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

ma Plan



<sup>&</sup>lt;sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONTINUED)

	BRANCH/CALL IN	STRUCTION	NS .								
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE								
			151413121110 9 8 7 6 5 4 3 2 1 0								
В	Branch unconditionally	2	1 1 1 1 1 1 1 1 1 <del>- D </del>								
BACC <sup>†</sup>	Branch to address specified by accumulator	1	1100111000100101								
BANZ	Branch on auxiliary register not zero	2	1 1 1 1 1 0 1 1 1 <del>4 D</del>								
BBNZ†	Branch if TC bit ≠ 0	2	1 1 1 1 1 0 0 1 1 <del></del>								
BBZ <sup>†</sup>	Branch if TC bit = 0	2	1 1 1 1 1 0 0 0 1 <del>- D</del>								
BC <sup>‡</sup>	Branch on carry	2	0 1 0 1 1 1 1 0 1 <del>- D</del>								
BGEZ	Branch if accumulator ≥ 0	2	1 1 1 1 0 1 0 0 1 <del>- D - D</del>								
BGZ	Branch if accumulator > 0	2	1 1 1 1 0 0 0 1 1 <del></del>								
BIOZ	Branch on I/O status = 0	2	1 1 1 1 1 0 1 0 1 <del>4 D -&gt;</del>								
BLEZ	Branch if accumulator ≤ 0	2	1 1 1 1 0 0 1 0 1 <del></del>								
BLZ	Branch if accumulator < 0	2	1 1 1 1 0 0 1 1 1 <del>- D D </del>								
BNC <sup>‡</sup>	Branch on no carry	2	0 1 0 1 1 1 1 1 1 <del>4 D - +</del>								
BNV <sup>†</sup>	Branch if no overflow	2	1 1 1 1 0 1 1 1 1 1 <del>&lt;</del> D								
BNZ	Branch if accumulator ≠ 0	2	1 1 1 1 0 1 0 1 1 <del>&lt;</del>								
BV	Branch on overflow	2	1 1 1 1 0 0 0 0 1 <del>&lt; D &gt;</del>								
BZ	Branch if accumulator = 0	2	111101101 <del>- D </del>								
CALA	Call subroutine indirect	1	1100111000100100								
CALL	Call subroutine	2	1 1 1 1 1 1 1 0 1 <del></del>								
RET	Return from subroutine	1	1100111000100110								
	I/O AND DATA MEMO	ORY OPERA	TIONS								
		NO.	INSTRUCTION BIT CODE								
MNEMONIC	DESCRIPTION	WORDS									
			15 14 13 12 11 10 9 8 7 8 5 4 3 2 1 0								
BLKD <sup>†</sup>	Block move from data memory to data memory	2	1 1 1 1 1 1 0 1 I - D								
BLKP <sup>†</sup>	Block move from program memory to data memory	2	1 1 1 1 1 1 0 0 I <del>- D - D</del>								
DMOV	Data move in data memory	1	010101101								
FORT <sup>†</sup>	Format serial port registers	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 FC								
IN	Input data from port	1	1 0 0 0 -PA> !								
OUT	Output data to port	1	1 1 1 0 ← PA → I ← D →								
RFSM <sup>‡</sup>	Reset serial port frame synchronization mode	1 1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 0								
RTXM <sup>†</sup>	Reset serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0								
RXF <sup>†</sup>	Reset external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 0								
SFSM <sup>‡</sup>	Set serial port frame synchronization mode	1	1 1 0 0 1 1 1 0 0 0 1 1 0 1 1 1								
STXM <sup>†</sup>	Set serial port transmit mode	1	1 1 0 0 1 1 1 0 0 0 1 0 0 0 0 1								
SXF <sup>†</sup>	Set external flag	1	1 1 0 0 1 1 1 0 0 0 0 0 1 1 0 1								
TBLR	Table read	1	0 1 0 1 1 0 0 0 1 <del>- D</del>								
TBLW	Table write	1	0 1 0 1 1 0 0 1 I <del>- D</del>								

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.



<sup>&</sup>lt;sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

TABLE 3. TMS320C25 INSTRUCTION SET SUMMARY (CONCLUDED)

	CONTROL INST	RUCTIONS																
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE															
- 1000	·		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT <sup>†</sup>	Test bit	1	1	0	0	1	4		В	-	1	4	_		-D			-
BITT †	Test bit specified by T register	1	0	1	0	1	0	1	1	1	-1	4			-D-			-
CNFD <sup>†</sup>	Configure block as data memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	0
CNFP <sup>†</sup>	Configure block as program memory	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	0	1
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	1
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	0
IDLE <sup>†</sup>	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	1
LST	Load status register ST0	1 1	0	1	0	1	0	0	0	0	i	4			-D-			-
LST1 <sup>†</sup>	Load status register ST1	1 1	0	1	0	1	0	0	0	1	1	4			-D			-
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	0
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD†	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	ı	4			-D-			-
PSHD <sup>†</sup>	Push data memory value onto stack	1 1	0	1	0	1	0	1	0	0	ŧ	4			-D-			-
PUSH	Push low accumulator onto stack	1 1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC <sup>‡</sup>	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM <sup>‡</sup>	Reset hold mode	1 1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1 1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT <sup>†</sup>	Repeat instruction as specified by data memory value	1 1	0	1	0	0	1	0	1	1	1	4			-D-			-
RPTK <sup>†</sup>	Repeat instruction as specified by immediate value	1 1	1	1	0	0	1	0	1	1	4			<b>,</b>	ζ			-
RSXM <sup>†</sup>	Reset sign-extension mode	1	1	1	0	o	1	1	1	0	0	0	0	О	0	1	1	0
RTC <sup>‡</sup>	Reset test/control flag	1 1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
sc‡	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	Ó	1
SHM <sup>‡</sup>	Set hold mode	1 1	1	1	0	0	1	1	1	0	0	0	1	1	1	o	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	ō	o	o	0	1	1
SST	Store status register STO	1	0	1	1	1	1	0	0	o	i	4			-D-	_	_	<u>.</u>
SST1 <sup>†</sup>	Store status register ST1	1	0	1	1	1	1	o	0	1	i	4			- -0-			-
SSXM <sup>†</sup>	Set sign-extension mode	1 1	1	1	o	o	1	1	1	0	0	0	0	0	0	1	1	1
STC‡	Set test/control flag	1	1	1	0	0	1	1	1	o	0	0	1	1	o	0	1	1
TRAP <sup>†</sup>	Software interrupt		1	1	0	a	1	i	1	ō	0	0	Ö	1	1	1	1	0

<sup>†</sup>These instructions are not included in the TMS320C1x instruction set.

<sup>&</sup>lt;sup>‡</sup>These instructions are not included in the TMS32020 instruction set.

### **TMS32020 PRODUCT NOTIFICATION**

Texas Instruments has identified an unusual set of circumstances that will cause the BIT (Test Bit) instruction on the TMS32020 to affect the contents of the accumulator; ideally, the BIT instruction should not affect the accumulator. This set of conditions is:

- 1. The overflow mode is set (the OVM status register bit is set to one).
- 2. And, the two LSBs of the BIT instruction opcode word are zero.
  - a) When direct memory addressing is used, every fourth data word is affected; all other locations are not affected.
  - b) When indirect addressing is used, the two LSBs will be zero if a new ARP is not selected or if a new ARP is selected and that ARP is 0 or 4.
- 3. And, adding the contents of the accumulator with the contents of the addressed data memory location, shifted by 2 (bit code), causes an overflow of the accumulator.

If all of these conditions are met, the contents of the accumulator will be replaced by the positive or negative saturation value, depending on the polarity of the overflow.

Various methods for avoiding this phenomenon are available:

- If the TMS32020 is not in the saturation mode when the BIT instruction is executed, the device operates properly and the accumulator is not affected.
- Execute the Reset Overflow Mode (ROVM) instruction immediately prior to the BIT instruction and the Set Overflow Mode (SOVM) instruction immediately following the BIT instruction.
- If direct memory addressing is being used during the BIT instructions, reorganize memory so that the page relative locations 0, 4, 8, C, 10.. are not used.
- If indirect addressing is being used during the BIT instruction, select a new ARP which is not ARO or AR4. If necessary, follow the instruction with a LARP AR0 or LARP AR4 to restore the code.
- Use the Test Bit Specified by T Register (BITT) instruction instead of the BIT instruction. The BITT instruction operates correctly and will not affect the accumulator under any circumstances.
- Replace TMS32020 with TMS320C25 for ideal pin-to-pin and object-code compatibility. The BIT instruction on the TMS320C25 executes properly and will not affect the accumulator under any circumstances.



### development support

ma Pen

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 4 lists the development support products for the secondgeneration TMS320 devices.

System development may begin with the use of the simulator, Software Development System (SWDS), or emulator (XDS) along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the second-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software breakpoint trace and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker, C compiler, and simulator for software development, the XDS for hardware development, and the Software Development System for both software development and limited hardware development.

Many third-party vendors offer additional development support for the second-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, application boards, software development boards, and in-circuit emulators. Refer to the TMS320 Family Development Support Reference Guide (SPRU011A) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the second-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise regarding the TMS320 family, contact the Texas Instruments TMS320 Hotline at (713) 274-2320. Or, keep informed on the latest TI and third-party development support tools by accessing the DSP Bulletin Board Service (BBS) at (713) 274-2323. The BBS serves 2400-, 1200- and 300-bps modems. Also, TMS320 application source code may be downloaded from the BBS.



# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

TABLE 4. TMS320 SECOND-GENERATION SOFTWARE AND HARDWARE SUPPORT

SOFTWARE TOOLS	PART NUMBER
Macro Assembler/Linker	
IBM MS/PC-DOS	TMDS3242850-02
VAX/VMS	TMDS3242250-08
VAX ULTRIX	TMDS3242260-08
SUN UNIX	TMDS3242550-08
Simulator	
IBM MS/PC-DOS	TMDS3242851-02
VAX/VMS	TMDS3242251-08
C Compiler	
IBM MS/PC-DOS	TMDX3242855-02
VAX/VMS	TMDX3242255-08
VAX ULTRIX	TMDX3242265-08
SUN UNIX	TMDX3242555-08
Digital Filter Design Package (DFDP)	
IBM PC-DOS	DFDP-IBM002
DSP Software Library	-
IBM MS/PC-DOS	TMDC3240812-12
VAX/VMS	TMDC3240212-18
HARDWARE TOOLS	PART NUMBER
Analog Interface Board 2 (AIB2)	RTC/AIB320A-06
Analog Interface Board Adaptor	RTC/ADP320A-06
EPROM Programmer Adaptor Socket	
(68 to 28-pin)	TMDX3270120
Software Development System (SWDS)	TMDX3268821
XDS/22 Emulator (see Note)	TMDS3262221
XDS/22 Upgrade	
(TMS32020 to TMS320C2x)	TMDX3282226

NOTE: Emulation support for the TMS320C25-50 is available from Macrochip Research, Inc.; refer to the TMS320 Family Development Support Reference Guide (SPRU011A) for the mailing address.

## TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

### documentation support

Extensive documentation supports the second-generation TMS320 devices from product announcement through applications development. The types of documentation include data sheets with design specifications, complete user's guides, and 750 pages of application reports published in the book, *Digital Signal Processing Applications with the TMS320 Family* (SPRA012A). An application report, *Hardware Interfacing to the TMS320C25* (SPRA014A), is available for that device.

A series of DSP textbooks is being published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information. The TMS320 DSP bulletin board service provides access to large amounts of information pertaining to the TMS320 family.

Refer to the *TMS320 Family Development Support Reference Guide* (SPRU011A) for further information about TMS320 documentation. To receive copies of second-generation TMS320 literature, call the Customer Response Center at 1-800-232-3200.

### specification overview

ma 88

The electrical specifications for the TMS32020, TMS320C25, TMS320E25, and TMS320C25-50 are given in the following pages. Note that the electrical specifications for the the TMS320E25 are identical to those for the TMS320C25, with the addition of EPROM-related specifications. A summary of differences between TMS320C25 and TMS320C25-50 specifications immediately follows the TMS320C25-50 specification.

### SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

## absolute maximum ratings over specified temperature range (unless otherwise noted)†

Supply voltage range, VCC <sup>‡</sup>	– 0.3 V to 7 V
Input voltage range	0.3 V to 7 V
Output voltage range	0.3 V to 7 V
Output voltage range	2 O W
Continuous power dissipation	
Operating free-air temperature range	090 10 7090
Storage temperature range	. – 55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	>
VSS	Supply voltage			0		>
*33		All inputs except CLKIN	2		VCC+0.3	>
٧н	High-level input voltage	CLKIN	2.4		V <sub>CC</sub> +0.3	>
		All inputs except CLKIN	-0.3		0.8	>
٧IL	Low-level input voltage	CLKIN	-0.3		0.8	>
ЮН	High-level output current	<u> </u>			300	μΑ
IOL	Low-level output current				2	mA
TA		ature (see Notes 1 and 2)	0		70	۰c

NOTES: 1. Case temperature (T<sub>C</sub>) must be maintained below 90 °C.

2. ReJA = 36°C/Watt, ReJC = 6°C/Watt.

### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4	3		V
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX		0.3	0.6	
lz	Three-state current	V <sub>CC</sub> = MAX	- 20		20	μА
<u>'Z</u>	Input current	V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>	- 10		10	μΑ
1	input out of	TA = 0°C, VCC = MAX, fx = MAX			360	mA
lcc	Supply current	TA = 25°C, VCC = MAX, fx = MAX		250		mA
·CC	Supply culton	TC = 90°C, VCC = MAX, fx = MAX			285	mA
Cı	Input capacitance				15	рF
CO	Output capacitance				15	pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.



<sup>&</sup>lt;sup>‡</sup>All voltage values are with respect to VSS.

### **CLOCK CHARACTERISTICS AND TIMING**

The TMS32020 can use either its internal oscillator or an external frequency source for a clock.

### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be fundamental mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>X</sub>	Input clock frequency	T <sub>A</sub> = 0°C to 70°C	6.7		20.5	MHz
f <sub>sx</sub>	Serial port frequency	T <sub>A</sub> = 0°C to 70°C	50 <sup>†</sup>		2563	kHz
C1, C2	2	T <sub>A</sub> = 0 °C to 70 °C		10		рF

 $<sup>^{\</sup>dagger}$ Value derived from characterization data; minimum  $f_{8X}$  at test = 825 kHz.




FIGURE 2. INTERNAL CLOCK OPTION

### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
tc(C)	CLKOUT1/CLKOUT2 cycle time	195		597	ns
td(CIH-C)	CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	25		60	ns
tf(C)	CLKOUT1/CLKOUT2/STRB fall time	- I		10	ns
tr(C)	CLKOUT1/CLKOUT2/STRB rise time			10	ns
tw(CL)	CLKOUT1/CLKOUT2 low pulse duration	2Q - 15	2Q	2Q+15	ns
tw(CH)	CLKOUT1/CLKOUT2 high pulse duration	2Q - 15	2Q	2Q+15	ns
<sup>t</sup> d(C1-C2)	CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-10	Q	Q+10	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .



### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT	
t <sub>c</sub> (CI)	CLKIN cycle time	48.8		150	กร	
tf(CI)	CLKIN fall time			10 <sup>‡</sup>	ns	
t <sub>F</sub> (CI)	CLKIN rise time			10 <sup>‡</sup>	ns	
tw(CIL)	CLKIN low pulse duration, t <sub>C(Ci)</sub> = 50 ns (see Note 4)	40			ns	
tw(CIH)	CLKIN high pulse duration, t <sub>C</sub> (CI) = 50 ns (see Note 4)	40			ns	
t <sub>su(S)</sub>	SYNC setup time before CLKIN low	10		Q-10	ns	
th(S)	SYNC hold time from CLKIN low	15			ns	

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q =  $1/4t_{C(C)}$ . 4. CLKIN duty cycle  $[t_{r(C)} + t_{w(C)H}]^{1/t_{C(C)}}$  must be within 40-60%.






FIGURE 3. TEST LOAD CIRCUIT



(a) INPUT



(b) OUTPUTS

FIGURE 4. VOLTAGE REFERENCE LEVELS



### MEMORY AND PERIPHERAL INTERFACE TIMING

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-15	Œ	Q+15	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	- 15	0	15	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 5)	Q-30			ns
th(A)	Address hold time after STRB high (see Note 5)	Q-15			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)		20		ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)		2Q		ns
t <sub>su(D)W</sub>	Data write setup time before STRB high (no wait states)	20-45			ns
th(D)W	Data write hold time from STRB high	Q-15	Q		ns
ten(D)	Data bus starts being driven after STRB low (write cycle)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high (write cycle)		Q	Q+30‡	ns
<sup>t</sup> d(MSC)	MSC valid from CLKOUT1	-25	0	25	ns

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4t<sub>c(C)</sub>

- 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."
- 6. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 20 with no wait states.

### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>a(A)</sub>	Read data access time from address time (read cycle, see Notes 5 and 7)			3Q - 70‡	ns
t <sub>su(D)R</sub>	Data read setup time before STRB high	40	·		ns
th(D)R	Data read hold time from STRB high	0			ns
<sup>t</sup> d(SL-R)	READY valid after STRB low (no wait states)			Q-40	ns
td(C2H-R)	READY valid after CLKOUT2 high			Q-40	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q-5			ns
th(C2H-R)	READY hold after CLKOUT2 high	Q-5			ns
td(M-R)	READY valid after MSC valid			2Q - 50	ns
th(M-R)	READY hold time after MSC valid	0			ns

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q =  $1/4t_{c(C)}$ .

- 5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."
- 7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} t_{su(D)R}$



SPRSO10B - MAY 1987 - REVISED NOVEMBER 1990

### RS, INT, BIO, AND XF TIMING

### switching characteristics over recommended operating conditions (see Notes 3 and 8)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(RS)	CLKOUT1 low to reset state entered			45	ns
td(IACK)	CLKOUT1 to IACK valid	- 25	0	25	ns
td(XF)	XF valid before falling edge of STRB	Q-30			ns

### timing requirements over recommended operating conditions (see Notes 3 and 8)

•		MIN NOM	MAX	UNIT
t <sub>su(IN)</sub>	INT/BIO/RS setup before CLKOUT1 high	50		ns
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0		ns
tf(IN)	INT/BIO fall time		15 <sup>‡</sup>	ns
tw(IN)	INT/BIO low pulse duration	t <sub>c</sub> (C)		ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>		ns

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q =  $1/4t_{c(C)}$ 

### **HOLD TIMING**

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
td(C1L-AL)	HOLDA low after CLKOUT1 low	-25 <sup>‡</sup>		25	ns
tdis(AL-A)	HOLDA low to address three-state		15 <sup>‡</sup>		ns
tdis(C1L-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			30‡	ns
td(HH-AH)	HOLD high to HOLDA high			50	ns
ten(A-C1L)	Address driven before CLKOUT1 low (HOLD mode, see Note 9)			10 <sup>‡</sup>	ns

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
<sup>‡</sup> d(C2H-H)	HOLD valid after CLKOUT2 high			Q-45	ns

NOTE 3:  $Q = 1/4t_{c(C)}$ .





NOTES: 3. Q = 1/4t<sub>C(C)</sub>.
8. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

<sup>8.</sup> RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

<sup>9.</sup> A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

### **SERIAL PORT TIMING**

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			100	ns
td(FL-DX)	DX valid after FSX falling edge (TXM = 0, see Note 10)			50	ns
	FSX valid after CLKX rising edge (TXM = 1)			60	ns

NOTES: 3. Q =  $1/4t_{c(C)}$ .

### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM MAX	UNIT
Serial port clock (CLKX/CLKR) cycle time	390	20,000 <sup>†</sup>	ns
Serial port clock (CLKX/CLKR) fall time		50 <sup>‡</sup>	ns
Serial port clock (CLKX/CLKR) rise time		50 <sup>‡</sup>	ns
Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	150	12,000	กร
Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	150	12,000	ns
FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	20	-	ns
FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20		ns
DR setup time before CLKR falling edge	20		ns
DR hold time after CLKR falling edge	20		ns
	Serial port clock (CLKX/CLKR) fall time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)  FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)  DR setup time before CLKR falling edge	Serial port clock (CLKX/CLKR) cycle time  Serial port clock (CLKX/CLKR) fall time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)  150  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)  PSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)  DR setup time before CLKR falling edge  20	Serial port clock (CLKX/CLKR) cycle time  Serial port clock (CLKX/CLKR) fall time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)  150  12,000  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)  PSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)  DR setup time before CLKR falling edge  20

 $<sup>^{\</sup>dagger}$ Value derived from characterization data; minimum  $f_{SX}$  at test = 825 kHz.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .



<sup>10.</sup> The last occurrence of FSX falling and CLKX rising.

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

<sup>11.</sup> The duty cycle of the serial port clock must be within 40-60%.

### TMS320C25, TMS320E25

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

### absolute maximum ratings over specified temperature range (unless otherwise noted)†

Supply voltage range, VCC <sup>‡</sup>	0.3 V to 7 V
Input voltage range: TM\$320E25 pins 24 and 25	$\ldots$ – 0.3 V to 15 V
All other inputs	$\dots$ –0.3 V to 7 V
Output voltage range	$\dots$ –0.3 V to 7 V
Continuous power dissipation	1.5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.75	5	5.25	V
٧ss	Supply voltage				0		V
		All in	puts except CLKIN/CLKX/CLKR/INT (0-2)	2.35		V <sub>CC</sub> +0.3	٧
٧ <sub>IH</sub>	High-level input voltage	INT	(0-2)	2.5		V <sub>CC</sub> +0.3	V
		CLKI	N/CLKX/CLKR	3.5		V <sub>CC</sub> +0.3	V
V		All in	puts except MP/MC	-0.3		0.8	٧
VIL	Low-level input voltage	MP/Ī	MC .	-0.3		8.0	٧
ЮН	High-level output current					300	μΑ
loL	Low-level output current					2	mA
<del>.</del> .	0		TMS320C25, TMS320E25	0		70	°C
'A	T <sub>A</sub> Operating free-air tempera		TMS320C25GBA	-40		85	°C

### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
Vон	High-level outp	ut voltage	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4	3		٧
VOL	Low-level outpo	ut voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX		0.3	0.6	٧
Ιz	Three-state cur	rent	V <sub>CC</sub> = MAX	- 20		20	μΑ
Ϊį	Input current		V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>	- 10		10	μΑ
		Normal			110	185	
lcc	Supply current	Idle/HOLD	$T_A = 0$ °C, $V_{CC} = MAX$ , $f_X = MAX$		50	100	mA
Cį	Input capacitan	ice			15		pF
СО	Output capacita	ance			15		pF

<sup>§</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

Caution. This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground. Specific guidelines for handling devices of this type are contained in the publication "Guidelines for Handling Electrostatic-Discharge Sensitive (ESDS) Devices and Assemblies" available from Texas Instruments.





<sup>&</sup>lt;sup>‡</sup>All voltage values are with respect to V<sub>SS</sub>.

### **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C25 can use either its internal oscillator or an external frequency source for a clock.

### internal clock option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see Figure 2). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit; see the application report, *Hardware Interfacing to the TMS320C25* (SPRA014A).

PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f <sub>x</sub> Input clock frequency	T <sub>A</sub> = 0°C to 70°C	6.7	40.96	MHz
f <sub>SX</sub> Serial port frequency		01	5,120	· kHz
C1, C2			10	ρF

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to  $f_{SX} = 0$  Hz.




FIGURE 2. INTERNAL CLOCK OPTION

### external clock option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	TYP	MAX	UNIT
CLKOUT1/CLKOUT2 cycle time	97.7		597	ns
CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		30	ns
CLKOUT1/CLKOUT2/STRB fall time			5	ns
CLKOUT1/CLKOUT2/STRB rise time			5	ns
CLKOUT1/CLKOUT2 low pulse duration	20-8	20	20+8	ns
CLKOUT1/CLKOUT2 high pulse duration	20-8	2Q	2Q+8	ns
CLKOUT1 high to CLKOUT2 low, CLKOUT2 high to CLKOUT1 high, etc.	Q-5	Q	Q+5	ns
	CLKOUT1/CLKOUT2 cycle time  CLKIN high to CLKOUT1/CLKOUT2/STRB high/low  CLKOUT1/CLKOUT2/STRB fall time  CLKOUT1/CLKOUT2/STRB rise time  CLKOUT1/CLKOUT2 low pulse duration  CLKOUT1/CLKOUT2 high pulse duration	State	CLKOUT1/CLKOUT2 cycle time	CLKOUT1/CLKOUT2 cycle time         97.7         597           CLKIN high to CLKOUT1/CLKOUT2/STRB high/low         5         30           CLKOUT1/CLKOUT2/STRB fall time         5         5           CLKOUT1/CLKOUT2/STRB rise time         5         5           CLKOUT1/CLKOUT2 low pulse duration         2Q-8         2Q         2Q+8           CLKOUT1/CLKOUT2 high pulse duration         2Q-8         2Q         2Q+8

NOTE 3:  $Q = 1/4t_{c(C)}$ .



### TMS320C25, TMS320E25

#### SPRS010B -- MAY 1987 -- REVISED NOVEMBER 1990


### timing requirements over recommended operating conditions (see Note 3)

		MIN NOM	MAX	UNIT
tc(CI)	CLKIN cycle time	24.4	150	ns
tf(CI)	CLKIN fall time		5‡	กร
tr(CI)	CLKIN rise time		5‡	กร
tw(CIL)	CLKIN low pulse duration, t <sub>C</sub> (CI) = 50 ns (see Note 4)	20		กร
tw(CIH)	CLKIN high pulse duration, t <sub>C</sub> (CI) = 50 ns (see Note 4)	20		ns
t <sub>su(S)</sub>	SYNC setup time before CKLIN low	5	Q-5	ns
th(S)	SYNC hold time from CLKIN low	8		ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

4. CLKIN duty cycle  $[t_{r(CI)} + t_{w(CIH)}]/t_{c(CI)}$  must be within 40-60%.



	f <sub>orystal</sub> (MHz)	L (µH)
TMS320C25	40.96	1.8
TMS320C25-50	51.20	1.0
TMS320E25	40.96	1.8

FIGURE 3. EXTERNAL CLOCK OPTION

Shown above is a crystal oscillator circuit suitable for providing the input clock signal to the TMS320C25, TMS320E25, and TMS320C25-50. Please refer to Hardware Interfacing to the TMS320C25 (document number SPRA014A) for details on circuit operation.





FIGURE 4. TEST LOAD CIRCUIT



ma Pen and





(a) INPUT

(b) OUTPUTS

### FIGURE 5. VOLTAGE REFERENCE LEVELS

### **MEMORY AND PERIPHERAL INTERFACE TIMING**

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
ધ(C1-S)	STRB from CLKOUT1 (if STRB is present)	Q-6	Q	Q+6	ns
<sup>t</sup> d(C2-S)	CLKOUT2 to STRB (if STRB is present)	-6	0	6	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 5)	Q-12			ns
th(A)	Address hold time after STRB high (see Note 5)	Q-8			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)	20-5		2Q+5	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	20-5		2Q+5	ns
t <sub>su(D)W</sub>	Data write setup time before STRB high (no wait states)	20 – 20			ns
th(D)W	Data write hold time from STRB high	Q-10	Q		ns
ten(D)	Data bus starts being driven after STRB low (write cycle)	0‡			ns
tdis(D)	Data bus three-state after STRB high (write cycle)		Q	Q+15 <sup>‡</sup>	กร
td(MSC)	MSC valid from CLKOUT1	-12	0	12	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_C(C)$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address."

6. Delays between CLKOUT1/CLKOUT2 edges and STRB edges track each other, resulting in tw(SL) and tw(SH) being 20 with no wait states.

### timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM MAX	UNIT
ta(A)	Read data access time from address time (read cycle, see Notes 5 and 7)		3Q <b>-</b> 35	ns
t <sub>su(D)R</sub>	Data read setup time before STRB high	23		ns
th(D)R	Data read hold time from STRB high	0		ns
td(SL-R)	READY valid after STRB low (no wait states)		Q-20	. ns
td(C2H-R)	READY valid after CLKOUT2 high		Q - 20	ns
th(SL-R)	READY hold time after STRB low (no wait states)	Q+3		กร
th(C2H-R)	READY hold after CLKOUT2 high	Q+3		ns
td(M-R)	READY valid after MSC valid		20 – 25	ns
th(M-R)	READY hold time after MSC valid	0		ns

and for

NOTES: 3. Q = 1/4t<sub>C(C)</sub>.
5. A15-A0, PS, DS, TS, R/W, and BR timings are all included in timings referenced as "address."

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ 



SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

### RS, INT, BIO, and XF TIMING

### switching characteristics over recommended operating conditions (see Notes 3 and 8)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(RS)	CLKOUT1 low to reset state entered			22‡	ns
td(IACK)	CLKOUT1 to IACK valid	-6	0	12	ns
<sup>t</sup> d(XF)	XF valid before falling edge of STRB	Q-15	•		ns

<sup>.‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

### timing requirements over recommended operating conditions (see Notes 3 and 8)

		MIN NOM	MAX	UNIT
tsu(IN)	INT/BIO/RS setup before CLKOUT1 high	32		ns
th(IN)	INT/BIO/RS hold after CLKOUT1 high	0		ns
tf(IN)	ĪNT/BIO fall time		8‡	ns
tw(IN)	INT/BIO low pulse duration	<sup>t</sup> c(C)		ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>		ns

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_C(C)$ .

### **HOLD TIMING**

### switching characteristics over recommended operating conditions (see Note 3)

PARAMETER	MIN	TYP	MAX	UNIT
t <sub>d(C1L-AL)</sub> HOLDA low after CLKOUT1 low	0		10	ns
t <sub>dis(AL-A)</sub> HOLDA low to address three-state		o‡		ns
t <sub>dis(C1L-A)</sub> Address three-state after CLKOUT1 low (HOLD mode, see Note 9)			20 <sup>‡</sup>	ns
t <sub>d(HH-AH)</sub> HOLD high to HOLDA high			25	ns
t <sub>en(A-C1L)</sub> Address driven before CLKOUT1 low (HOLD mode, see Note 9)			8‡	กร

<sup>&</sup>lt;sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_C(C)$ 

#### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
t <sub>d</sub> (C2H-H) HOLD valid after CLKOUT2 high			Q-24	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ 



<sup>8.</sup> RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

<sup>8.</sup> RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagrams will occur.

<sup>9.</sup> A15-A0, PS, DS, IS, STRB, and R/W timings are all included in timings referenced as "address."

### **SERIAL PORT TIMING**

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
td(CH-DX)	DX valid after CLKX rising edge (see Note 10)			75	ns
	DX valid after FSX falling edge (TXM = 0, see Note 10)			40	ns
	FSX valid after CLKX rising edge (TXM = 1)			40	ns

NOTES:

3. Q = 1/4t<sub>C</sub>(C). 
10. The last occurrence of FSX falling and CLKX rising.

### timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
Serial port clock (CLKX/CLKR) cycle time†	200			ns
Serial port clock (CLKX/CLKR) fall time			25 <sup>‡</sup>	ns
Serial port clock (CLKX/CLKR) rise time			25 <sup>‡</sup>	ns
Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)	80			ns
Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)	80			ns
FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18		· .	ns
FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20			ns
DR setup time before CLKR falling edge	10			ns
DR hold time after CLKR falling edge	20			ns
	Serial port clock (CLKX/CLKR) fall time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)  FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)  DR setup time before CLKR falling edge	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup> 200  Serial port clock (CLKX/CLKR) fall time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)  80  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)  18  FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)  20  DR setup time before CLKR falling edge	Serial port clock (CLKX/CLKR) cycle time <sup>†</sup> Serial port clock (CLKX/CLKR) fall time  Serial port clock (CLKX/CLKR) rise time  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) low pulse duration (see Note 11)  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11)  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)  TSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)  DR setup time before CLKR falling edge	Serial port clock (CLKX/CLKR) cycle time   Serial port clock (CLKX/CLKR) fall time   25‡  Serial port clock (CLKX/CLKR) rise time   25‡  Serial port clock (CLKX/CLKR) rise time   Serial port clock (CLKX/CLKR) low pulse duration (see Note 11) 80  Serial port clock (CLKX/CLKR) high pulse duration (see Note 11) 80  FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0) 18  FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0) 20  DR setup time before CLKR falling edge 10

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down

ma Plan

NOTES: 3. Q = 1/4t<sub>C(C)</sub>.
11. The duty cycle of the serial port clock must be within 40-60%.

to  $f_{SX} = 0$  Hz.  $^{\ddagger}$ Value derived from characterization data and not tested.

### **EPROM PROGRAMMING**

### absolute maximum ratings over specified temperature range (unless otherwise noted)

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Programming mode supply voltage (see Note 13)		6		V
Vcc	Read mode supply voltage	4.75	5	5.25	V
VPP	Programming mode supply voltage	12	12.5	13	V
Vpp	Read mode supply voltage (see Note 12)		Vcc		V

NOTES: 12. Vpp can be connected to V<sub>CC</sub> directly (except in the program mode). V<sub>CC</sub> supply current in this case would be I<sub>CC</sub> + I<sub>PP</sub>. During programming, Vpp must be maintained at 12.5 V (±0.25 V).

13. V<sub>CC</sub> must be applied before or at the same time as Vpp and removed after or at the same time as Vpp. This device must not be inserted into or removed from the board when Vpp or Vcc is applied.

### electrical characteristics over specified temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP§	MAX	UNIT
IPP1	Vpp supply current	V <sub>PP</sub> = V <sub>CC</sub> = 5.25 V			100	μА
IPP2	Vpp supply current (during program pulse)	Vpp = 13 V		30	50	mA

<sup>§</sup>All typical values except for I<sub>CC</sub> are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ ..

### recommended timing requirements for programming, TA = 25 °C, VCC = 6 V, VPP = 12.5 V (see Notes 14 and 15)

		MIN	NOM	MAX	UNIT
tw(IPGM)	Initial program pulse duration	0.95	1	1.05	ms
tw(FPGM)	Final pulse duration	2.85		78.75	ms
t <sub>su(A)</sub>	Address setup time	2			μS
t <sub>su(E)</sub>	Ē setup time	2			μS
t <sub>su(G)</sub>	G setup time	2			μS
tdis(G)	Output disable time from G	0		130¶	ns
ten(G)	Output enable time from G			150¶	ns
t <sub>su(D)</sub>	Data setup time	2			μS
t <sub>su(VPP)</sub>	Vpp setup time	2			μS
t <sub>su(VCC)</sub>	V <sub>CC</sub> setup time	2			μS
th(A)	Address hold time	0			μS
th(D)	Data hold time	2			μS

Value derived from characterization data and not tested.

NOTES: 14. For all switching characteristics and timing measurements, input pulse levels are 0.40 V to 2.4 V and Vpp = 12.5 V ± 0.5 V during programming.

15. Common test conditions apply for tdis(G) except during programming.





<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>‡</sup>All voltage values are with respect to GND.

## absolute maximum ratings over specified temperature range (unless otherwise noted) $^\dagger$

Supply voltage range, VCC <sup>‡</sup>	0.3 V to 7 V
Input voltage range	. – 0.3 V to 7 V
Output voltage range	. $-0.3\ V$ to $7\ V$
Continuous power dissipation	1.5 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range	55°C to 150°C

<sup>†</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause damage to device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡All voltage values are with respect to VSS.

### recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	٧
Vss	Supply voltage			0		٧
	INTO-INT2	2.5			V	
VIH	High-level input voltage	CLKIN, CLKX, CLKR	3.5			V
- 111		Other inputs	2.35			٧
	·	MP/MC			0.8	V
VIL	Low-level input voltage	CLKIN			0.8	V
"-	, ,	Other inputs			0.8	٧
ЮН	High-level output current				300	μА
loL	Low-level output current				2	mA
TA	Operating free-air temper	ature	0		70	°C

### electrical characteristics over specified free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>§</sup>	MAX	UNIT
Voн	High-level output volta	ge	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4			٧
VOL	Low-level output volta	ge	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX			0.6	>
17	Three-state current		V <sub>CC</sub> = MAX	- 20		20	μΑ
	Input current		V <sub>I</sub> = V <sub>SS</sub> to V <sub>CC</sub>	- 10		10	μΑ
<u> </u>	Supply current Normal Idle, HOLD	Normal	TA=0°C, VCC=MAX, fx=MAX		110	185	mA
ıcc		Idle, HOLD			50	100	""
Cı	Input capacitance				15		рF
CO	Output capacitance				15		pF

<sup>§</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



ma Per

#### SPRS010B - MAY 1987 -- REVISED NOVEMBER 1990

### **CLOCK CHARACTERISTICS AND TIMING**

The TMS320C25-50 can use either its internal oscillator or an external frequency source for a clock.

### internal clock option

The internal oscillator is enabled by connecting a crystal accross X1 and X2, CLKIN. The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be in either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 ohms, a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone crystals require an additional tuned LC circuit.

PARAMETER	TEST CONDITIONS	MIN TYP†	MAX	UNIT
f <sub>X</sub> Input clock frequency	TA = 0°C to 70°C	6.7	51.2	MHz
f <sub>SX</sub> Serial port frequency	TA = 0°C to 70°C	0	6.4	MHz
C1,C2	T <sub>A</sub> = 0°C to 70°C	10		pF

<sup>†</sup>The serial port was tested at a minimum frequency of 1.25 MHz. However, the serial port was fully static but will properly function down to  $f_{SX} = 0$  Hz.




FIGURE 6. INTERNAL CLOCK OPTION

### external clock option


An external frequency source can be used by injecting the frequency directly into X2/CLKIN, with X1 left unconnected. The external frequency injected must conform to specifications listed in the following table.

### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	NOM	MAX	UNIT
t <sub>c(C)</sub>	CLKOUT1, CLKOUT2 cycle time	78.13		597	ns
td(CIH-C)	CLKIN high to CLKOUT1, CLKOUT2, STRB high, low	12		27	ns
tf(C)	CLKOUT1, CLKOUT2, STRB fall time			4	ns
t <sub>r(C)</sub>	CLKOUT1, CLKOUT2, STRB rise time			4	ns
tw(CL)	CLKOUT1, CLKOUT2 low pulse duration	20-7		20+3	ns
tw(CH)	CLKOUT1, CLKOUT2 high pulse duration	20-3		2Q+7	ns
•	CLKOUT1 high to CLKOUT2 low,	Ω-6		0.0	
<sup>t</sup> d(C1-C2)	CLKOUT2 high to CLKOUT1 high, etc.	u-8		Q+2	ns

NOTE 3:  $Q = 1/4 t_{C(C)}$ .





	f <sub>crystal</sub> , MHz	L, μH
TMS320C25	40.96	1.8
TMS320E25	40.96	1.8
TMS320C25-50	51.20	1.0

FIGURE 7. EXTERNAL CLOCK OPTION

# timing requirements over recommended operating conditions (see Note 3)

<del></del>		MIN	NOM	MAX	UNIT
t <sub>c</sub> (CI)	CLKIN cycle time	19.53		150	ns
tf(CI)	CLKIN fall time			5‡	ns
<u>나(CI)</u> 먁(CI)	CLKIN rise time			5‡	ns
tw(CIL)	CLKIN low pulse duration, t <sub>C(CI)</sub> = 50 ns (see Note 4)	20			ns
tw(CIH)	CLKIN high pulse duration, t <sub>C(CI)</sub> = 50 ns (see Note 4)	20			ns
t <sub>su(S)</sub>	SYNC setup time before CLKIN low	4		Q-4	ns
th(S)	SYNC hold time from CLKIN low	4			ns

<sup>‡</sup>Value derived from characterization data and not tested.

ma Se

NOTES: 3. Q =  $1/4t_{C(C)}$ . 4. CLKIN duty cycle [ $t_{r(CI)} + t_{W(CIH)}$ ]/ $t_{C(CI)}$  must be within 40-60%.

#### **MEMORY AND PERIPHERAL INTERFACE TIMING**

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(C1-S)	STRB from CLKOUT (if STRB is present	Q-5		Q+3	ns
td(C2-S)	CLKOUT2 to STRB (if STRB is present)	-2		5	ns
t <sub>su(A)</sub>	Address setup time before STRB low (see Note 5)	Q-11			ns
t <sub>n(A)</sub>	Address hold time after STRB high (see Note 5)	Q-4			ns
tw(SL)	STRB low pulse duration (no wait states, see Note 6)	20-5		20+2	ns
tw(SH)	STRB high pulse duration (between consecutive cycles, see Note 6)	20-2		2Q+5‡	ns
t <sub>su(D)W</sub>	Data write setup time before STRB high (no wait)	2Q – 17			ns
th(D)W	Data write hold time from STRB high	Q-5			ns
t <sub>en(D)</sub>	Data bus starts being driven after STRB low (write)	0‡			ns
<sup>t</sup> dis(D)	Data bus three-state after STRB high, (write)		Q	Q+15 <sup>‡</sup>	ns
td(MSC)	MSC valid from CLKOUT1	-1		9	ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q =  $1/4t_{C(C)}$ .

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

 Delay between CLKOUT1, CLKOUT2, and STRB edges track each other, resulting in tw(SL) and tw(SH) being 2Q with no wait states.

# timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
Read data access time from address time (see Notes 5 and 7)			3Q - 30	กร
Data read setup time before STRB high	19			ns
Data read hold time from STRB high	0			ns
READY valid after STRB low (no wait states)			Q-21	ns
READY valid after CLKOUT2 high			Q-21	ns
READY hold time after STRB low (no wait states)	Q-1			ns
READY valid after CLKOUT2 high	Q-1			ns
READY valid after MSC valid			2Q-24	ns
READY hold time after MSC valid	0			ns
	Data read setup time before STRB high  Data read hold time from STRB high  READY valid after STRB low (no wait states)  READY valid after CLKOUT2 high  READY hold time after STRB low (no wait states)  READY valid after CLKOUT2 high  READY valid after CLKOUT2 high  READY valid after MSC valid	Read data access time from address time (see Notes 5 and 7)  Data read setup time before STRB high  Data read hold time from STRB high  0  READY valid after STRB low (no wait states)  READY valid after CLKOUT2 high  READY hold time after STRB low (no wait states)  Q-1  READY valid after CLKOUT2 high  READY valid after CLKOUT2 high  READY valid after MSC valid	Read data access time from address time (see Notes 5 and 7)  Data read setup time before STRB high  Data read hold time from STRB high  READY valid after STRB low (no wait states)  READY valid after CLKOUT2 high  READY hold time after STRB low (no wait states)  Q-1  READY valid after CLKOUT2 high  READY valid after CLKOUT2 high  READY valid after CLKOUT2 high	Read data access time from address time (see Notes 5 and 7)         3Q-30           Data read setup time before \$TRB high         19           Data read hold time from \$TRB high         0           READY valid after \$TRB low (no wait states)         Q-21           READY valid after CLKOUT2 high         Q-21           READY hold time after \$TRB low (no wait states)         Q-1           READY valid after CLKOUT2 high         Q-1           READY valid after CLKOUT2 high         Q-1           READY valid after MSC valid         2Q-24

NOTES: 3. Q =  $1/4 t_{c(C)}$ .

and Francisco

5. A15-A0, PS, DS, IS, R/W, and BR timings are all included in timings referenced as "address".

7. Read data access time is defined as  $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R}$ 





# RS, INT, BIO, and XF TIMING

#### switching characteristics over recommended operating conditions (see Notes 3 and 16)

	PARAMETER	MIN	TYP	MAX	UNIT
<sup>t</sup> d(RS)	CLKOUT1 low to reset state entered			22‡	ns
td(IACK)	CLKOUT1 to IACK valid	-5		7	ns
<sup>t</sup> d(XF)	XF valid before falling edge of STRB	Q-8			ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q =  $1/4t_{c(C)}$ .

16. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle.

# timing requirements over recommended operating conditions (see Notes 3 and 16)

		MIN NOM	MAX	UNIT
t <sub>su(IN)</sub>	INT, BIO, RS setup before CLKOUT1 high	25		ns
th(IN)	IN, BIO, RS hold after CLKOUT1 high	0		ns
t <sub>f</sub> (IN)	INT, BIÓ fall time		8‡	กร
tw(IN)	INT, BIO low pulse duration	t <sub>c</sub> (C)		ns
tw(RS)	RS low pulse duration	3t <sub>c(C)</sub>		ns

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4t<sub>C(C)</sub>.
16. RS, INT, and BIO are asynchronous inputs and can occur at any time during a clock cycle.

#### **HOLD TIMING**

#### switching characteristics over recommended operating conditions (see Note 3)

	PARAMETER		TYP	MAX	UNIT
td(CIL-AL)	HOLDA low after CLKOUT1 low	1‡		11	ns
tdis(AL-A)	HOLDA low to address three-state		o‡		ns
<sup>t</sup> dis(CIL-A)	Address three-state after CLKOUT1 low (HOLD mode, see Note 17)			20 <sup>‡</sup>	กร
td(HH-AH)	HOLD high to HOLDA high			19	กร
ten(A-CIL)	Address driven before CLKOUT1 low (HOLD mode, see Note 17)			8‡	กร

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3. Q = 1/4t<sub>C(C)</sub>.
17. A15-A0, PS, DS, STRB, and R/W timings are all included in timings referenced as "address".

# timing requirements over recommended operating conditions (see Note 3)

	MIN	NOM	MAX	UNIT
t <sub>d(C2H-H)</sub> HOLD valid after CLKOUT2 high			Q-19	ns

NOTE 3:  $Q = 1/4t_{C(C)}$ .

ma Pen



# **ADVANCE INFORMATION**

#### **SERIAL PORT TIMING**

# switching characteristics over recommended operating conditions (see Note 3)

PARAMETER		TYP	MAX	UNIT
t <sub>d</sub> (CH-DX) DX valid after CLKX rising edge (see Note 18)			75	ns
t <sub>d</sub> (FL-DX) DX valid after falling edge (TXM = 0, see Note 18)			40	ns
t <sub>d(CH-FS)</sub> FSX valid after CLKX raising edge (TXM = 1)			40	ns

NOTES: 3.  $Q = \frac{1}{2}t_{C(C)}$ .

18. The last occurrence of FSX falling and CLKX rising.

# timing requirements over recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
t <sub>c</sub> (SCK)	Serial port clock (CLKX/CLKR) cycle time†	160			ns
tf(SCK)	Serial port clock (CLKX/CLKR) fall time			25 <sup>‡</sup>	ns
tr(SCK)	Serial port clock (CLKX/CLKR) rise time			25 <sup>‡</sup>	ns
tw(SCK)	Serial port clock (CLKX/CLKR) low or high pulse duration (see Note 19)	64			ns
t <sub>su(FS)</sub>	FSX or FSR setup time before CLKX, CLKR falling edge (TXM = 0)	5			ns
th(FS)	FSX or FSR hold time after CLKX, CLKR falling edge (TXM = 0)	10			ns
tsu(DR)	DR setup time before CLKR falling edge	5			ns
th(DR)	DR hold time after CLKR falling edge	10			ns

†The serial port was tested at a minimum frequency of 1.25 kHz. However, the serial port was fully static but will properly function down to f<sub>SX</sub> = 0 Hz.

<sup>‡</sup>Value derived from characterization data and not tested.

NOTES: 3.  $Q = 1/4t_{C(C)}$ .

19. The cycle of the serial port must be within 40%-60%.

#### **CONTRAST SUMMARY OF ELECTRICAL SPECIFICATIONS**

The following table presents electrical parameters which differ between TMS320C25 (40 MHz, 100 ns) and TMS320C25-50 (50 MHz, 80 ns).

#### clock characteristics and timing

	TN	TMS320C25			TMS320C25-50			
PARAMETER	MIN	TYP	MAX	MIN	TYP MA	X UN	411	
tc(C)	97.7		597	78.13	59	97 n	ıs	
td(CIH-C)	5		30	12		27' n	ıs	
t <sub>f</sub> (C)			5			4 n	าธ	
t <sub>r</sub> (C)			5			4 n	ıs	
tw(CL)	20-8	2Q	20+8	2Q-7	/20/-	-3 n	าร	
tw(CH)	20-8	20	20+8	<b>2</b> 0 − 3	20.4	7 n	18	
<sup>†</sup> d(C1-C2)	Q-5	Q	Q+5	Q-6	Q+	2 n	15	
t <sub>su(S)</sub>	5		Q-5	4	a-	4 n	าร	
th(S)	8			4		n	าร	



#### memory and peripheral interface timing

PARAMETER	Т	MS320C	25	TMS	S320C25-5	50	UNIT
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
td(C1-S)	Q-6	Q	Q+6	Q-5		Q+3	ns
<sup>t</sup> d(C2-S)	-6	0	6	-2		5	ns
<sup>t</sup> su(A)	Q-12			Q-11			ns
th(A)	Q-8			Q-4			ns
tw(SL)		20.		20 – 5		2Q+2	ns
tw(SH)		20.	·	20-2		2Q+5	ns
t <sub>su(D)W</sub>	20-20			20-17			ns
th(D)W	Q-10	Q		Q-5			ns
<sup>t</sup> d(MSC)	-12	0	12	- 1		9	ns
t <sub>a</sub> (A)			3Q - 35		3	Q – 30	ns
t <sub>su(D)R</sub>	23			19			ns
th(D)R	0			0			ns
<sup>t</sup> d(SL-R)			Q - 20			Q – 21	ns
t <sub>d</sub> (C2H-R)			Q - 20			Q – 21	ns
th(SL-R)	Q+3			Q-1			ns
th(C2H-R)	Q+3			Q-1			ns
<sup>†</sup> d(M-R)		•	2Q - 25		2	Q – 24	ns
<sup>t</sup> h(M-R)	0			0			ns

# RS, INT, BIO, and XF timing

DADAMETER	Т	TMS320C25 TMS320C25-50		-50	UNIT		
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	ONE
td(IACK)	-6.	0	12	- 5		7	ns
<sup>t</sup> d(XF)	Q-15			8-D			ns
t <sub>su(IN)</sub>	32			25			ns
th(IN)	0			0			ns

# **HOLD** timing

PARAMETER	TA	TMS320C25			TMS320C25-50		
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
td(C1L-AL)	0		10	1		11	ns
<sup>t</sup> d(HH-AH)			25			19	ns
<sup>†</sup> d(C2H-H)			Q-24			Q-19	ns

# serial port timing

ma 88

DADAMETED	TN	TMS320C25			TMS320C25-50		
PARAMETER	MIN	TYP MAX	MIN	TYP	MAX	UNIT	
<sup>t</sup> d(CH-DX)		75			70	ns	
<sup>t</sup> d(FL-DX)		40	•		40	ns	
'ଏ(CH-FS)		40			40	ns	
t <sub>su(FS)</sub>	18		5	,		ns	
<sup>t</sup> h(FS)	20		10			ns	
tsu(DR)	10		5			ns	
th(DR)	20		10			ns	



# TMS320 SECOND-GENERATION DEVICES


SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

# **TIMING DIAGRAMS**


This section contains all the timing diagrams for the TMS320 second-generation devices. Refer to the top corner for the specific device.

Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

#### clock timing




# memory read timing



#### memory write timing

ma Plan






# TMS320 SECOND-GENERATION DEVICES


SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### one wait-state memory access timing



ma 88

#### reset timing



<sup>&</sup>lt;sup>†</sup>Control signals are  $\overline{DS}$ ,  $\overline{IS}$ ,  $R/\overline{W}$ , and XF.


ma 88

<sup>&</sup>lt;sup>‡</sup>Serial port controls are DX and FSX.


# TMS320 SECOND-GENERATION DEVICES

SPRS010B - MAY 1987 - REVISED NOVEMBER 1990

#### interrupt timing (TMS32020)




# interrupt timing (TMS320C25)




ma Se

# serial port receive timing




#### serial port transmit timing






#### **BIO** timing



# external flag timing




ma Pen


# CLKOUT1 STRB PETCH BRANCH ADDRESS NEXT INSTRUCTION FETCH BIOZ PC = N + 2 OR BRANCH ADDRESS BIO VALID

# external flag timing


ma Pen



# **HOLD** timing (part A)



<sup>†</sup>HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.




THOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.



and from

# **HOLD** timing (part A)



†HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.


ma Plan

# HOLD timing (part B) CLKOUT1 **CLKOUT2** ten(A-C1L) STRB <sup>—t</sup>d(C2H-H)<sup>†</sup> HOLD PS. DS. VALID OR IS R/W · D15-D0 -(HA-HH)b<sup>†</sup> HOLDA A15-A0 N + 2 N + 2 **FETCH** N + 1

†HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown will occur; otherwise, a delay of one CLKOUT2 cycle will occur.

**EXECUTE** 

# TYPICAL SUPPLY CURRENT CHARACTERISTICS FOR TMS320C25



#### TMS320C25FNL (PLCC) reflow soldering precautions

Recent tests have identified an industry-wide problem experienced by surface mounted devices exposed to reflow soldering temperatures. This problem involves a package cracking phenomenon sometimes experienced by large (e.g., 68-lead) plastic leaded chip carrier (PLCC) packages during surface mount manufacturing. This phenomenon can occur if the TMS320C25FNL is exposed to uncontrolled levels of humidity prior to reflow solder. This moisture can flash to steam during solder reflow, causing sufficient stress to crack the package and compromise device integrity. If the TMS320C25FNL is being socketed, no special handling precautions are required. In addition, once the device is soldered into the board, no special handling precautions are required.

In order to minimize moisture absorption, TI ships the TMS320C25FNL in "dry pack" shipping bags with a RH indicator card and moisture-absorbing desiccant. These moisture-barrier shipping bags will adequately block moisture transmission to allow shelf storage for 12 months from date of seal when stored at less than 60% relative humidity (RH) and less than 30°C. Devices may be stored outside the sealed bags indefinitely if stored at less than 25% RH and 30°C.

Once the bag seal is broken, the devices should be stored at less than 60% RH and 30 °C as well as reflowsoldered within two days of removal. In the event that either of the above conditions is not met, TI recommends these devices be baked in a clean oven at 125 °C and 10% maximum RH for 24 hours. This restores the devices to their "dry packed" moisture level.

#### NOTE

Shipping tubes will not withstand the 125 °C baking process. Devices should be transferred to a metal tray or tube before baking. Standard ESD precautions should be followed.

In addition, TI recommends that the reflow process not exceed two solder cycles and the temperature not exceed 220°C.

If you have any additional questions or concerns, please contact your local TI representative.




and for

#### **MECHANICAL DATA**

# 68-pin GB grid array ceramic package (TMS32020, TMS320C25)


# TOP VIEW 28,448 (1.120)



#### THERMAL RESISTANCE CHARACTERISTICS

	PARAMETER	MAX	UNIT
R <sub>0</sub> JA	Junction-to-free-air thermal resistance	36	°C/W
R <sub>θ</sub> JC	Junction-to-case thermal resistance	6	°C/W

ma 880




ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



#### **MECHANICAL DATA**

# 68-lead plastic leaded chip carrier package (TMS320C25 and TMS320C25-50)



NOTES: A. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by this dimension.

B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

#### WARNING

When reflow soldering is required, refer to page 52 for special handling instructions.






and the same

#### **MECHANICAL DATA**

# 68-lead FZ CER-QUAD, ceramic leaded chip carrier package (TMS320E25 only)

This hermetically-sealed chip carrier package consists of a ceramic base, ceramic cap, and a 68-lead frame. Hermetic sealing is accomplished with glass. The FZ package is intended for both socket- or surface-mounting. Having a Sn/Pb ratio of 60/40, the tin/lead-coated leads do not require special cleaning or processing when being surface-mounted.



NOTES: 1. Glass is optional, and the diameter is dependent on device application.

and for

- 2. Centerline of center pin, each side, is within 0,10 (0.004) of package centerline as determined by dimension B.
- 3. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.
- 4. The lead contact points are within 0,15 (0.006) of being planar.



#### programming the TMS320E25 EPROM cell

The TMS320E25 includes a 4K × 16-bit EPROM, implemented from an industry-standard EPROM cell, to perform prototyping and early field testing and to achieve low-volume production. When used with a 4K-word masked-ROM TMS320C25, the TMS320E25 yields a high-volume, low-cost production as a result of more migration paths for data. An EPROM adaptor socket (part # TMDX3270120), shown in Figure 8, is available to provide 68-pin to 28-pin conversion for programming the TMS320E25.




FIGURE 8. EPROM ADAPTOR SOCKET


Key features of the EPROM cell include standard programming and verification. For security against copyright violations, the EPROM cell features an internal protection mechanism to prevent proprietary code from being read. The protection feature can be used to protect reading the EPROM contents. This section describes erasure, fast programming and verification, and EPROM protection and verification.

#### fast programming and verification

The TMS320E25 EPROM cell is programmed using the same family and device codes as the TMS27C64 8K × 8-bit EPROM. The TMS27C64 EPROM series are ultraviolet-light erasable, electrically programmable read-only memories, fabricated using HVCMOS technology. The TMS27C64 is pin-compatible with existing 28-pin ROMs and EPROMs. The TMS320E25, like the TMS27C64, operates from a single 5-V supply in the read mode; however, a 12.5-V supply is needed for programming. All programming signals are TTL level. For programming outside the system, existing EPROM programmers can be used. Locations may be programmed singly, in blocks, or at random. When programmed in blocks, the data is loaded into the EPROM cell one byte at a time, the high byte first and the low byte second.

Figure 9 shows the wiring conversion to program the TMS320E25 using the 28-pin pinout of the TMS27C64. The pin nomenclature table provides a description of the TMS27C64 pins. The code to be programmed into the device should be serial mode. The TMS320E25 uses 13 address lines to address the 4K-word memory in byte format.





#### PIN NOMENCLATURE (TMS320E25)

SIGNALS	VO	DEFINITION			
A12 (MSB)-A0 (LSB)	- 1	On-chip EPROM programming address lines			
CLKIN	- 1	Clock oscillator input			
Ē	- 1	EPROM chip select			
EPT	- 1	EPROM test mode select			
ত্ত	- 1	EPROM read/verify select			
GND	- 1	Ground			
PGM	- 1	EPROM write/program select			
QB(MSB)-Q1(LSB)	1/0	Data lines for byte-wide programming of on-chip 8K bytes of EPROM			
RS	- (	Reset for initializing the device			
vcc	- 1	5-V power supply			
VPP	- 1	12.5-V power supply			

FIGURE 9. TMS320E25 EPROM CONVERSION TO TMS27C64 EPROM PINOUT



as pen as an

Table 5 shows the programming levels required for programming, verifying and reading the EPROM cell. The paragraphs following the table describe the function of each programming level.

TABLE 5. TMS320E25 PROGRAMMING MODE LEVELS

SIGNAL NAME <sup>†</sup>	TMS320E25 PIN	TMS27C64 PIN	PROGRAM	PROGRAM VERIFY	PROGRAM INHIBIT	READ	OUTPUT DISABLE
Ē	22	20	V <sub>IL</sub>	∨ <sub>iL</sub>	ViH	VIL	VIL
ढ	42	22	VIH	PULSE	х	PULSE	V <sub>IH</sub>
PGM	41	27	PULSE	ViH	×	VIH	VIH
V₽P	25	1	Vpp	Vpp	Vpp	Vcc	Vcc
Vcc	61,35	28	V <sub>CC</sub> + 1	V <sub>CC</sub> +1	V <sub>CC</sub> +1	VCC	Vcc
VSS	27,44,10	14	VSS	VSS	VSS	VSS	Vss
CLKIN	52	14	Vss	VSS	VSS	VSS	VSS
RS	65	14	Vss	VSS	VSS	VSS	VSS
EPT	24	26	V <sub>SS</sub>	Vss	vss	VSS	VSS
Q1-Q8	18-11	11-13,15-19	DIN	QOUT	Ht-Z	QOUT	HI-Z
A12-A10	40-38	2,23,21,	ADDR	ADDR	Х	ADDR	×
A9-A7	37,36,34	24,25,3	ADDR	ADDR	Х	ADDR	Х
A6	33	4	ADDR	ADDR	х	ADDR	Х
A5	32	5	ADDR	ADDR	Х	ADDR	Х
A4	31	6	ADDR	ADDR	Х	ADDR	Х
A3-A0	30-28,26	7-10	ADDR	ADDR	X	ADDR	Х

<sup>†</sup>In accordance with TMS27C64.

#### LEGEND:

 $V_{IH}$  = TTL high level;  $V_{IL}$  = TTL low level; ADDR = byte address bit

 $V_{PP} = 12.5 \text{ V} \pm 0.5 \text{ V}; V_{CC} = 5 \pm 0.25 \text{ V}; X = don't care}$ 

PULSE = low-going TTL level pulse; DIN = byte to be programmed at ADDR

Q<sub>OUT</sub> = byte stored at ADDR; RBiT = ROM protect bit.

#### erasure

Before programming, the device is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light (wavelength 2537 angstroms). The recommended minimum exposure dose UV-intensity × exposure-time) is 15 watt-seconds per square centimeter. A typical 12 milliwatt-per-square-centimeter, filterless UV lamp will erase the device in 21 minutes. The lamp should be located approximately 2.5 centimeters above the chip during erasure. After erasure, all bits are in the high state. Note that normal ambient light contains the correct wavelength for erasure. Therefore, when using the TMS320E25, the window should be covered with an opaque label.

#### fast programming

ma Pen

After erasure (all memory bits in the cell are logic one), logic zeroes are programmed into the desired locations. The fast programming algorithm, shown in Figure 10, is normally used to program the entire EPROM contents, although individual locations may be programmed separately. A programmed logic zero can be erased only by ultraviolet light. Data is presented in parallel (eight bits) on pins Q8-Q1. Once addresses and data are stable,  $\overrightarrow{PGM}$  is pulsed. The programming mode is achieved when  $Vpp = 12.5 \ V$ ,  $\overrightarrow{PGM} = V_{IL}, V_{CC} = 6.0 \ V$ ,  $\overrightarrow{G} = V_{IH}$ , and  $\overrightarrow{E} = V_{IL}$ . More than one TMS320E25 can be programmed when the devices are connected in parallel. Locations can be programmed in any order.

Programming uses two types of programming pulses: prime and final. The length of the prime pulse is 1 ms. After each prime pulse, the byte being programmed is verified. If correct data is read, the final programming pulse is applied; if correct data is not read, an additional 1-ms prime pulse is applied up to a maximum of 15 times. The final programming pulse is 4 ms times the number of prime programming pulses applied. This sequence of programming and verification is performed at VCC = 6.0 V, and Vpp = 12.5 V. When the full fast programming routine is complete, all bits are verified with VCC = Vpp = 5 V.





# program verify

ma Pen

Programmed bits may be verified with Vpp = 12.5 V when  $\overline{G} = V_{|L}$ ,  $\overline{E} = V_{|L}$ , and  $\overline{PGM} = V_{|H}$ . Figure 11 shows the timing for the program and verify operation.




FIGURE 10. FAST PROGRAMMING FLOWCHART






FIGURE 11. FAST PROGRAMMING TIMING

#### program inhibit

Programming may be inhibited by maintaining a high level input on the Epin or PGM pin.

#### read

The EPROM contents may be read independent of the programming cycle, provided the RBIT (ROM protect bit) has not been programmed. The read is accomplished by setting  $\overline{E}$  to zero and pulsing  $\overline{G}$  low. The contents of the EPROM location selected by the value on the address inputs appear on Q8-Q1.

#### output disable

During the EPROM programming process, the EPROM data outputs may be disabled, if desired, by establishing the output disable state. This state is selected by setting the  $\overline{G}$  and  $\overline{PGM}$  pins high. While output disable is selected, Q8-Q1 are placed in the high-impedance state.

#### **ROM** protection and verification

This section describes the code protection feature included in the EPROM cell, which protects code against copyright violations. Table 6 shows the programming levels required for protecting and verifying the EPROM. The paragraphs following the table describe the protect and verify functions.





TABLE 6. TMS320E25 PROTECT AND VERIFY EPROM MODE LEVELS

SIGNAL <sup>†</sup>	TMS320E25	TMS27C64 PIN	ROM PROTECT	PROTECT VERIFY
Ē	22	20	ViH	VIL
ढ	42	22	ViH	V <sub>IL</sub>
PGM	41	17	V <sub>IH</sub>	V <sub>IH</sub>
Vpp	25	1	Vpp	V <sub>CC</sub>
VCC	61,35	28	V <sub>CC</sub> +1	Vcc
VSS	10,27,44	14	V <sub>SS</sub>	VSS
CLKIN	52	14	V <sub>SS</sub>	V <sub>SS</sub>
RS	65	14	V <sub>SS</sub>	V <sub>SS</sub>
EPT	24	26	Vpp	Vpp
Q8-Q1	18-11	11-13,15-19	Q8 = PULSE	Q8 = RBIT
A12-A10	40-38	2,23,21	Х	X
A9-A7	37,36,34	24,25,3	х	X
A6	33	4	Х	V <sub>IL</sub>
A5	32	5	Х	X
Α4	31	6	V <sub>IH</sub>	X
A3-A0	30-28,26	7-10	×	X

†In accordance with TMS27C64.

#### LEGEND:

 $V_{IH}$  = TTL high level;  $V_{IL}$  = TTL low level;  $V_{CC}$  = 5.0 V ± 0.25 V

 $V_{PP} = 12.5 \text{ V} \pm 0.5 \text{ V}; X = don't care}$ 

PULSE = low-going TTL level pulse; RBIT = ROM protect bit.

#### **EPROM** protect

and for

The EPROM protect facility is used to completely disable reading of the EPROM contents to guarantee security of proprietary algorithms. This facility is implemented through a unique EPROM cell called the RBIT (EPROM protect bit) cell. Once the contents to be protected are programmed into the EPROM, the RBIT is programmed, disabling access to the EPROM contents and disabling the microprocessor mode on the device. Once programmed, the RBIT can be cleared only by erasing the entire EPROM array with ultraviolet light, thereby maintaining security of the proprietary algorithm. Programming the RBIT is accomplished using the EPROM protect cycle, which consists of setting the  $\overline{E}$ ,  $\overline{G}$ ,  $\overline{PGM}$ , and A4 pins high, Vpp and EPT to 2.5 V  $\pm$  0.5 V, and pulsing Q8 low. The complete sequence of operations involved in programming the RBIT is shown in the flowchart of Figure 12. The required setups in the figure are detailed in Table 6.






FIGURE 12. EPROM PROTECT FLOWCHART

#### protect verify

ma Pen and

Protect verify is used following the EPROM protect to verify correct programming of the RBIT (see Figure 12). When using protect verify, Q8 outputs the state of the RBIT. When RBIT = 1, the EPROM is unprotected; when RBIT = 0, the EPROM is protected. The EPROM protect and verify timings are shown in Figure 13.






FIGURE 13. EPROM PROTECT TIMING