

August 1986 Revised March 2000

# DM74LS390 Dual 4-Bit Decade Counter

#### **General Description**

Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The DM74LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

#### **Features**


- Dual version of the popular DM74LS90
- DM74LS390...individual clocks for A and B flip-flops provide dual + 2 and + 5 counters
- Direct clear for each 4-bit counter
- Dual 4-bit version can significantly improve system densities by reducing counter package count by 50%
- Typical maximum count frequency...35 MHz
- Buffered outputs reduce possibility of collector commutation

## **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS390M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS390N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



## **Function Tables**

## **BCD Count Sequence**

(Each Counter) (Note 1)

Count		Outputs				
Count	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	$Q_A$		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	Н	L		
3	L	L	Н	Н		
4	L	Н	L	L		
5	L	Н	L	Н		
6	L	Н	Н	L		
7	L	Н	Н	Н		
8	Н	L	L	L		
9	Н	L	L	Н		

## Bi-Quinary (5-2)

(Each Counter) (Note 2)

Count		Outputs					
Count	Q <sub>A</sub>	$Q_D$	Q <sub>C</sub>	Q <sub>B</sub>			
0	L	L	L	L			
1	L	L	L	Н			
2	L	L	Н	L			
3	L	L	Н	Н			
4	L	Н	L	L			
5	Н	L	L	L			
6	Н	L	L	Н			
7	Н	L	Н	L			
8	Н	L	Н	Н			
9	Н	Н	L	L			


H = HIGH Level

L = LOW Level

Note 1: Output  $\mathbf{Q}_{\mathbf{A}}$  is connected to input B for BCD count.

Note 2: Output  $\mathbf{Q}_{\mathbf{D}}$  is connected to input A for Bi-quinary count.

## **Logic Diagram**



## **Absolute Maximum Ratings**(Note 3)

 Supply Voltage
 7V

 Input Voltage
 7V

 Clear
 7V

 A or B
 5.5V

Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Current				-0.4	mA
I <sub>OL</sub>	LOW Level Output Current				8	mA
f <sub>CLK</sub>	Clock Frequency (Note 4)	A to Q <sub>A</sub>	0		25	MHz
		B to Q <sub>B</sub>	0		20	IVITZ
f <sub>CLK</sub>	Clock Frequency (Note 5)	A to Q <sub>A</sub>	0		20	MHz
		B to Q <sub>B</sub>	0		15	IVITZ
t <sub>W</sub>	Pulse Width (Note 4)	A	20			
		В	25			ns
		Clear HIGH	20			
t <sub>REL</sub>	Clear Release Time (Note 6)	(Note 7)	25↓			ns
T <sub>A</sub>	Free Air Operating Tempera	ture	0		70	°C

Note 4:  $C_L = 15$  pF,  $R_L = 2$  k $\Omega$ ,  $T_A = 25$ °C and  $V_{CC} = 5$ V.

Note 5:  $C_L$  = 50 pF,  $R_L$  = 2  $k\Omega,\,T_A$  = 25°C and  $V_{CC}$  = 5V.

Note 6: The symbol  $(\downarrow)$  indicates the falling edge of the clear pulse is used for reference.

Note 7:  $T_A = 25$ °C and  $V_{CC} = 5V$ .

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Condition	s	Min	Typ (Note 8)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max		2.7	3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.1	3.4		•
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max			0.35	0.5	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$			0.55	0.5	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	0.4	1
II	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Clear			0.1	
	Input Voltage	V <sub>CC</sub> = Max	Α			0.2	mA
		$V_I = 5.5V$	В			0.4	
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	Clear			20	
	Input Current	$V_I = 2.7V$	Α			40	μΑ
			В			80	
I <sub>IL</sub>	LOW Level	$V_{CC} = Max, V_I = 0.4V$	Clear			-0.4	
	Input Current		Α			-1.6	mA
			В			-2.4	
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 9)	•	-20		-100	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 10)			15	26	mA

**Note 8:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: I<sub>CC</sub> is measured with all outputs OPEN, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.





# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

	Parameter	From (Input)	$R_L = 2 k\Omega$				
Symbol			C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
		To (Output)	Min	Max	Min	Max	1
f <sub>MAX</sub>	Maximum Clock	A to Q <sub>A</sub>	25		20		MHz
	Frequency	B to Q <sub>B</sub>	20		15		IVITIZ
t <sub>PLH</sub>	Propagation Delay Time	A to Q <sub>A</sub>		20		24	ns
	LOW-to-HIGH Level Output	A to Q <sub>A</sub>		20		24	
t <sub>PHL</sub>	Propagation Delay Time	A to Q <sub>A</sub>		20		30	
	HIGH-to-LOW Level Output	A to Q <sub>A</sub>		20		30	ns
t <sub>PLH</sub>	Propagation Delay Time	A to Q <sub>C</sub>		60		81	ns
	LOW-to-HIGH Level Output	A to QC		60		01	
t <sub>PHL</sub>	Propagation Delay Time	A to Q <sub>C</sub>		60		81	ns
	HIGH-to-LOW Level Output	A to QC		60		01	
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>B</sub>		21		27	ns
	LOW-to-HIGH Level Output	B to Q <sub>B</sub>		21		21	115
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>B</sub>		21	21	33	ns
	HIGH-to-LOW Level Output	D 10 4B		21		33	
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>C</sub>		39		51	ns
	LOW-to-HIGH Level Output	D 10 QC	39				115
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>C</sub>		39		54	ns
	HIGH-to-LOW Level Output	D 10 QC					113
t <sub>PLH</sub>	Propagation Delay Time	B to Q <sub>D</sub>		21	27	27	ns
	LOW-to-HIGH Level Output	2 to <b>Q</b> D	21				115
t <sub>PHL</sub>	Propagation Delay Time	B to Q <sub>D</sub>		21		33	ns
	HIGH-to-LOW Level Output	2 to QD					113
t <sub>PHL</sub>	Propagation Delay Time	Clear to Any Q		39		45	ns
	HIGH-to-LOW Level Output	Olean to Ally Q				75	110



## Physical Dimensions inches (millimeters) unless otherwise noted






16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

 $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ 

SEATING PLANE

M16A (REV H)

0.014 - 0.020 TYP



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com