查询NE555DR供应商

<u>捷多邦,专业PCB打样工厂,2**N田555**岛。</u>SA555, SE555 PRECISION TIMERS

NE555 . . . D, P, PS, OR PW PACKAGE


SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

- Timing From Microseconds to Hours
- Astable or Monostable Operation
- Adjustable Duty Cycle
- TTL-Compatible Output Can Sink or Source up to 200 mA
- Designed To Be Interchangeable With Signetics NE555, SA555, and SE555

description

These devices are precision timing circuits capable of producing accurate time delays or oscillation. In the time-delay or monostable mode of operation, the timed interval is controlled by a single external resistor and capacitor network. In the astable mode of operation, the frequency and duty cycle can be controlled independently with two external resistors and a single external capacitor.

The threshold and trigger levels normally are two-thirds and one-third, respectively, of V_{CC} . These levels can be altered by use of the control-voltage terminal. When the trigger input falls below the trigger level, the flip-flop is set and the output goes high. If the trigger input is above the trigger level and the threshold input is above



the threshold level, the flip-flop is reset and the output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timing cycle. When RESET goes low, the flip-flop is reset and the output goes low. When the output is low, a low-impedance path is provided between discharge (DISCH) and ground.

The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of 5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.

The NE555 is characterized for operation from 0°C to 70°C. The SA555 is characterized for operation from –40°C to 85°C. The SE555 is characterized for operation over the full military range of –55°C to 125°C.

		AVA	AILABLE OPTIC	ONS		-				
	PACKAGE									
TA	VTHRES MAX V _{CC} = 15 V	SMALL OUTLINE (D, PS)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)	PLASTIC THIN SHRINK SMALL OUTLINE (PW)				
0°C to 70°C	11.2 V	NE555D NE555PS	EWP	-	NE555P	NE555PW				
–40°C to 85°C	11.2 V	SA555D	_	_	SA555P	—				
-55°C to 125°C	10.6 V	SE555D	SE555FK	SE555JG	SE555P	_				

The D package is available taped and reeled. Add the suffix R to the device type (e.g., NE555DR). The PS and PW packages are only available taped and reeled.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. roducts conform to specifications per the terms of Texas Instruments 25C-CUCITT: Production processing does not necessarily include




Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

FUNCTION TABLE							
RESET	TRIGGER VOLTAGE [†]			DISCHARGE SWITCH			
Low	Irrelevant	Irrelevant	Low	On			
High	<1/3 V _{DD}	Irrelevant	High	Off			
High	>1/3 V _{DD}	>2/3 V _{DD}	Low	On			
High	>1/3 V _{DD}	<2/3 V _{DD}	As previously established				

[†] Voltage levels shown are nominal.

functional block diagram



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: RESET can override TRIG, which can override THRES.





SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

See Dissipation Rating Table
85°C/W
95°C/W
149°C/W
260°C
W package 260°C

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG (SE555)	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW

recommended operating conditions

Vee	Supply voltage	SA555, NE555	4.5	16	V	
Vcc	Supply voltage	SE555	4.5	18	v	
VI Input voltage (CONT, RESET, THRES, and TRIG)				VCC	V	
ю	IO Output current			±200	mA	
		NE555	0	70		
TA	Operating free-air temperature	SA555	-40 85		°C	
		SE555	-55	125		





SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

electrical characteristics, V_{CC} = 5 V to 15 V, T_A = 25°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SE555			NE555 SA555			UNIT	
			MIN	TYP	MAX	MIN	TYP	MAX		
	$V_{CC} = 15 V$ $V_{CC} = 5 V$		9.4	10	10.6	8.8	10	11.2		
THRES voltage level			2.7	3.3	4	2.4	3.3	4.2	V	
THRES current (see Note 3)				30	250		30	250	nA	
	V _{CC} = 15 V		4.8	5	5.2	4.5	5	5.6		
TDIC voltage level		$T_A = -55^{\circ}C$ to $125^{\circ}C$	3		6					
TRIG voltage level			1.45	1.67	1.9	1.1	1.67	2.2	V	
	$V_{CC} = 5 V$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			1.9					
TRIG current	TRIG at 0 V			0.5	0.9		0.5	2	μA	
			0.3	0.7	1	0.3	0.7	1	v	
RESET voltage level	$T_A = -55^{\circ}C$ to 125°	C			1.1				v	
	RESET at V _{CC}			0.1	0.4		0.1	0.4	~^^	
RESET current	RESET at 0 V			-0.4	-1		-0.4	-1.5	mA	
DISCH switch off-state current				20	100		20	100	nA	
CONT voltage (open circuit)	V _{CC} = 15 V V _{CC} = 5 V		9.6	10	10.4	9	10	11	v	
		$T_A = -55^{\circ}C$ to $125^{\circ}C$	9.6		10.4					
			2.9	3.3	3.8	2.6	3.3	4		
		$T_A = -55^{\circ}C$ to $125^{\circ}C$	2.9		3.8					
	V _{CC} = 15 V, I _{OL} = 10 mA			0.1	0.15		0.1	0.25		
		$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.2					
	V _{CC} = 15 V,			0.4	0.5		0.4	0.75		
	$I_{OL} = 50 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			1					
	V _{CC} = 15 V,			2	2.2		2	2.5	1	
Low-level output voltage	I _{OL} = 100 mA	$T_A = -55^{\circ}C$ to $125^{\circ}C$			2.7				v	
Low-level output voltage	V _{CC} = 15 V,	I _{OL} = 200 mA		2.5			2.5		v	
	V _{CC} = 5 V, I _{OL} = 3.5 mA	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.35					
	V _{CC} = 5 V,			0.1	0.2		0.1	0.35		
	$I_{OL} = 5 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8					
	V _{CC} = 5 V,	I _{OL} = 8 mA		0.15	0.25		0.15	0.4		
	V _{CC} = 15 V,		13	13.3		12.75	13.3			
	I _{OH} = -100 mA	$T_A = -55^{\circ}C$ to $125^{\circ}C$	12							
High-level output voltage	V _{CC} = 15 V,	I _{OH} = -200 mA		12.5			12.5		V	
	V _{CC} = 5 V,		3	3.3		2.75	3.3			
	$I_{OH} = -100 \text{ mA}$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	2						1	
	Output low, No load	V _{CC} = 15 V		10	12		10	15		
Supply ourroat		$V_{CC} = 5 V$		3	5		3	6	1	
Supply current	Output high,	V _{CC} = 15 V		9	10		9	13	mA	
	No load	V _{CC} = 5 V		2	4		2	5	1	

NOTE 3: This parameter influences the maximum value of the timing resistors R_A and R_B in the circuit of Figure 12. For example, when $V_{CC} = 5 \text{ V}$, the maximum value is $R = R_A + R_B \approx 3.4 \text{ M}\Omega$, and for $V_{CC} = 15 \text{ V}$, the maximum value is 10 M Ω .





SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

operating characteristics, V_{CC} = 5 V and 15 V

PARAMETER		TEST CONDITIONS [†]	SE555			NE555 SA555			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Initial error	Each timer, monostable§	$T_{\rm A} = 25\%$		0.5%	1.5%*		1%	3%	
of timing interval [‡]	Each timer, astable¶	T _A = 25°C		1.5%			2.25%		
Temperature coefficient	Each timer, monostable§	$T_A = MIN$ to MAX		30	100*		50		ppm/°C
of timing interval	Each timer, astable¶			90			150		
Supply-voltage sensitivity	Each timer, monostable§	T _A = 25°C		0.05	0.2*		0.1	0.5	%/V
of timing interval	Each timer, astable¶			0.15			0.3		70/ V
Output-pulse rise time		C _L = 15 pF, T _A = 25°C		100	200*		100	300	ns
Output-pulse fall time		C _L = 15 pF, T _A = 25°C		100	200*		100	300	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested. † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process run.


§ Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: R_A = 2 kΩ to 100 kΩ, $C = 0.1 \ \mu F.$

I Values specified are for a device in an astable circuit similar to Figure 12, with the following component values: R_A = 1 kΩ to 100 kΩ, $C = 0.1 \ \mu F.$





SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002




TYPICAL CHARACTERISTICS[†]

[†]Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.





SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002



TYPICAL CHARACTERISTICS[†]

[†]Data for temperatures below 0°C and above 70°C are applicable for SE555 series circuits only.






SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

monostable operation

For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low, application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (\overline{Q} goes low), drives the output high, and turns off Q1. Capacitor C then is charged through R_A until the voltage across the capacitor reaches the threshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the threshold comparator resets the flip-flop (\overline{Q} goes high), drives the output low, and discharges C through Q1.




Pin numbers shown are for the D, JG, P, PS, and PW packages.


Figure 9. Circuit for Monostable Operation

Monostable operation is initiated when TRIG voltage falls below the trigger threshold. Once initiated, the sequence ends only if TRIG is high at the end of the timing interval. Because of the threshold level and saturation voltage of Q1, the output pulse duration is approximately $t_w = 1.1R_AC$. Figure 11 is a plot of the time constant for various values of R_A and C. The threshold levels and charge rates both are directly proportional to the supply voltage, V_{CC} . The timing interval is, therefore, independent of the supply voltage, so long as the supply voltage is constant during the time interval.

Applying a negative-going trigger pulse simultaneously to RESET and TRIG during the timing interval discharges C and reinitiates the cycle, commencing on the positive edge of the reset pulse. The output is held low as long as the reset pulse is low. To prevent false triggering, when RESET is not used, it should be connected to V_{CC} .



Time - 0.1 ms/div






Figure 11. Output Pulse Duration vs Capacitance






SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

astable operation

As shown in Figure 12, adding a second resistor, R_{B} , to the circuit of Figure 9 and connecting the trigger input to the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges through R_A and R_B and then discharges through R_B only. Therefore, the duty cycle is controlled by the values of R_A and R_B .

This astable connection results in capacitor C charging and discharging between the threshold-voltage level ($\approx 0.67 \times V_{CC}$) and the trigger-voltage level ($\approx 0.33 \times V_{CC}$). As in the monostable circuit, charge and discharge times (and, therefore, the frequency and duty cycle) are independent of the supply voltage.






Figure 12. Circuit for Astable Operation




Figure 13. Typical Astable Waveforms





SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

astable operation (continued)

Figure 13 shows typical waveforms generated during astable operation. The output high-level duration t_H and low-level duration t_L can be calculated as follows:

$$t_{H} = 0.693 (R_{A} + R_{B}) C$$

 $t_{L} = 0.693 (R_{B}) C$

Other useful relationships are shown below.

$$\begin{array}{l} \text{period} = t_{H} + t_{L} = 0.693 \ (\text{R}_{A} + 2\text{R}_{B}) \ \text{C} \\ \text{frequency} \approx \frac{1.44}{(\text{R}_{A} + 2\text{R}_{B}) \ \text{C}} \end{array}$$

Output driver duty cycle = $\frac{t_L}{t_H + t_L} = \frac{R_B}{R_A + 2R_B}$

Output waveform duty cycle

$$= \frac{t_{H}}{t_{H} + t_{L}} = 1 - \frac{R_{B}}{R_{A} + 2R_{B}}$$

Low-to-high ratio = $\frac{t_L}{t_H} = \frac{R_B}{R_A + R_B}$




Figure 14. Free-Running Frequency






SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

APPLICATION INFORMATION


missing-pulse detector

The circuit shown in Figure 15 can be used to detect a missing pulse or abnormally long spacing between consecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuously by the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing, missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating an output pulse as shown in Figure 16.



Pin numbers shown are shown for the D, JG, P, PS, and PW packages.

Figure 15. Circuit for Missing-Pulse Detector










SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

APPLICATION INFORMATION

frequency divider

By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequency divider. Figure 17 shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle.



Time – 0.1 ms/div

Figure 17. Divide-by-Three Circuit Waveforms


pulse-width modulation

The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which is accomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-width modulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates the threshold voltage. Figure 19 shows the resulting output pulse-width modulation. While a sine-wave modulation signal is illustrated, any wave shape could be used.






SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002



APPLICATION INFORMATION

Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.


Figure 18. Circuit for Pulse-Width Modulation





pulse-position modulation


As shown in Figure 20, any of these timers can be used as a pulse-position modulator. This application modulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 21 shows a triangular-wave modulation signal for such a circuit; however, any wave shape could be used.



Pin numbers shown are for the D, JG, P, PS, and PW packages.

NOTE A: The modulating signal can be direct or capacitively coupled to CONT. For direct coupling, the effects of modulation source voltage and impedance on the bias of the timer should be considered.

Figure 20. Circuit for Pulse-Position Modulation










SLFS022C - SEPTEMBER 1973 - REVISED FEBRUARY 2002

APPLICATION INFORMATION


sequential timer

Many applications, such as computers, require signals for initializing conditions during start-up. Other applications, such as test equipment, require activation of test signals in sequence. These timing circuits can be connected to provide such sequential control. The timers can be used in various combinations of astable or monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22 shows a sequencer circuit with possible applications in many systems, and Figure 23 shows the output waveforms.



Pin numbers shown are for the D, JG, P, PS, and PW packages. NOTE A: S closes momentarily at t = 0.

Figure 22. Sequential Timer Circuit



t – Time – 1 s/div







IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

