

NEC**MOS INTEGRATED CIRCUIT**
 μ PD78P058F**8-BIT SINGLE-CHIP MICROCONTROLLER****DESCRIPTION**

The μ PD78P058F is an Electro Magnetic Interference (EMI) noise reduction version of the μ PD78P058.

The μ PD78P058F is a member of the μ PD78058F Subseries of the 78K/0 Series, in which the on-chip mask ROM of the μ PD78058F is replaced with one-time programmable (OTP) ROM.

Because this device can be programmed by users, it is suited for applications involving the small-scale production of many different products, and for rapid development and time-to-market of new products.

Details are given in the following User's Manuals. Be sure to read them before starting design.

μ PD78058F, 78058FY Subseries User's Manual : U12068E

78K/0 Series User's Manual Instructions : U12326E

FEATURES

- EMI noise reduction version (overall peak level reduced by 5 to 10 dB)
- Pin compatible with mask ROM versions (except the V_{PP} pin)
- Internal PROM : 60 Kbytes^{Note 1}
Programmable once only (ideal for small-scale production)
- Internal high-speed RAM : 1024 bytes
- Internal expansion RAM : 1024 bytes^{Note 2}
- Buffer RAM : 32 bytes
- Operable in the same supply voltage range as mask ROM versions ($V_{DD} = 2.7$ to 6.0 V)
- One of the QTOP™ Microcontrollers

- Notes**
1. The internal PROM capacity can be changed with the memory size switching register (IMS).
 2. The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).

- Remarks**
1. For the difference between PROM and mask ROM versions, see **1. DIFFERENCES BETWEEN μ PD78P058F AND MASK ROM VERSIONS.**
 2. QTOP Microcontroller is the general name of the microcontrollers with on-chip one-time PROM that are totally supported by the NEC writing service (from writing to marking, screening and testing).



ORDERING INFORMATION



| Part Number | Package | Internal ROM |
|-------------------------|--|---------------|
| μ PD78P058FGC-3B9 | 80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm) | One-time PROM |
| ★ μ PD78P058FGC-8BT | 80-pin plastic QFP (14 × 14 mm, Resin thickness: 1.4 mm) | One-time PROM |

Caution The μ PD78P058FGC contains two types of packages (see 8. PACKAGE DRAWINGS). For the packages which can be supplied, consult your local NEC sales representative.



★ 78K/0 SERIES PRODUCT DEVELOPMENT

These products are a further development in the 78K/0 Series. The designations appearing inside the boxes are subseries names.



Note Under planning



The major functional differences among the subseries are shown below.

| Function Subseries Name | | ROM Capacity | Timer | | | | 8-bit A/D | 10-bit A/D | 8-bit D/A | Serial Interface | I/O | V _{DD} MIN. Value | External Expansion | | | | | | | | | | |
|----------------------------|-------------|-----------------|-------|--------|-------|-----|--------------|---------------|--------------|-------------------------------|--------|----------------------------------|-----------------------|--|-----|-------|-----------------|----|-------|---|---|-------|----|
| | | | 8-bit | 16-bit | Watch | WDT | | | | | | | | | | | | | | | | | |
| Control | μPD78075B | 32 K to 40 K | 4ch | 1ch | 1ch | 1ch | 8ch | - | 2ch | 3ch (UART: 1ch) | 88 | 1.8 V | Available | | | | | | | | | | |
| | μPD78078 | 48 K to 60 K | | | | | | | | | 61 | 2.7 V | | | | | | | | | | | |
| | μPD78070A | - | | | | | | | | | 68 | 1.8 V | | | | | | | | | | | |
| | μPD780058 | 24 K to 60 K | 2ch | - | - | - | - | - | - | 3ch (time-division UART: 1ch) | 68 | 1.8 V | - | | | | | | | | | | |
| | μPD78058F | 48 K to 60 K | | | | | | | | 3ch (UART: 1ch) | 69 | 2.7 V | | | | | | | | | | | |
| | μPD78054 | 16 K to 60 K | | | | | | | | 2.0 V | | | | | | | | | | | | | |
| | μPD780034 | 8 K to 32 K | | | | | | | | - | 8ch | - | | 3ch (UART: 1ch, time-division 3-wire: 1ch) | 51 | 1.8 V | | | | | | | |
| | μPD780024 | | | | | | | | | 8ch | - | 2ch | | 53 | | | | | | | | | |
| | μPD78014H | | | | | | | | | | | | | | | | | | | | | | |
| | μPD78018F | 8 K to 60 K | | | | | | | | - | - | - | | - | - | - | - | - | - | - | - | | |
| | μPD78014 | 8 K to 32 K | | | | | | | | | | | | | | | | | | | | 2.7 V | |
| | μPD780001 | 8 K | | | | | | | | | | | | | | | | | | | | 1ch | 39 |
| | μPD78002 | 8 K to 16 K | | | | | | | | - | - | - | | - | - | - | - | - | - | - | - | | |
| | μPD78083 | | | | | | | | | | | | | | | | | | | | | 1ch | 53 |
| μPD78083 | 8 K | - | | | | | | | | - | - | - | | - | - | - | - | - | - | - | | | |
| μPD78002 | 8 K to 16 K | - | | | | | | | | 1ch | - | - | | - | - | - | 1ch (UART: 1ch) | 33 | 1.8 V | - | | | |
| Inverter control | μPD780988 | 32 K to 60 K | 3ch | Note 1 | - | 1ch | - | 8ch | - | 3ch (UART: 2ch) | 47 | 4.0 V | Available | | | | | | | | | | |
| | μPD780964 | 8 K to 32 K | | | | | | | | | Note 2 | 2ch (UART: 2ch) | | 2.7 V | | | | | | | | | |
| | μPD780924 | 8ch | | | | | | | | | | - | | | | | | | | | | | |
| FIP drive | μPD780208 | 32 K to 60 K | 2ch | 1ch | 1ch | 1ch | 8ch | - | - | 2ch | 74 | 2.7 V | - | | | | | | | | | | |
| | μPD780228 | 48 K to 60 K | | | | | | | | | 3ch | - | | - | 1ch | 72 | 4.5 V | | | | | | |
| | μPD78044H | 32 K to 48 K | 2ch | 1ch | 1ch | - | - | - | - | - | - | - | | | | | | | | | | | |
| | μPD78044F | 16 K to 40 K | | | | | | | | | | | | 2ch | | | | | | | | | |
| LCD drive | μPD780308 | 48 K to 60 K | 2ch | 1ch | 1ch | 1ch | 8ch | - | - | 3ch (time-division UART: 1ch) | 57 | 2.0 V | - | | | | | | | | | | |
| | μPD78064B | 32 K | | | | | | | | | | | | 2ch (UART: 1ch) | | | | | | | | | |
| | μPD78064 | 16 K to 32 K | | | | | | | | | | | | | | | | | | | | | |
| IEBus supported | μPD78098B | 40 K to 60 K | 2ch | 1ch | 1ch | 1ch | 8ch | - | 2ch | 3ch (UART: 1ch) | 69 | 2.7 V | Available | | | | | | | | | | |
| | μPD78098 | 32 K to 60 K | | | | | | | | | | | | | | | | | | | | | |
| Meter control | μPD780973 | 24 K to 32 K | 3ch | 1ch | 1ch | 1ch | 5ch | - | - | 2ch (UART: 1ch) | 56 | 4.5 V | - | | | | | | | | | | |
| LV | μPD78P0914 | 32 K | 6ch | - | - | 1ch | 8ch | - | - | 2ch | 54 | 4.5 V | Available | | | | | | | | | | |

- Notes**
- 16-bit timer : 2 channels
10-bit timer : 1 channel
 - 10-bit timer : 1 channel



FUNCTION DESCRIPTION

| Item | | Function |
|------------------------------------|------------------------------------|---|
| Internal memory | | <ul style="list-style-type: none"> • PROM : 60 Kbytes^{Note 1} • RAM <ul style="list-style-type: none"> High-speed RAM : 1024 bytes Expansion RAM : 1024 bytes^{Note 2} Buffer RAM : 32 bytes |
| Memory space | | 64 Kbytes |
| General register | | 8 bits × 32 registers (8 bits × 8 registers × 4 banks) |
| Minimum instruction execution time | | Minimum instruction execution time is variable. |
| | When main system clock is selected | 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0-MHz operation) |
| | When subsystem clock is selected | 122 μs (@ 32.768-kHz operation) |
| Instruction set | | <ul style="list-style-type: none"> • 16-bit operation • Multiply/divide (8-bit × 8-bit, 16-bit ÷ 8-bit) • Bit manipulation (set, reset, test, Boolean operation) • BCD adjust, etc. |
| I/O port | | Total : 69 <hr style="width: 50%; margin-left: 0;"/> <ul style="list-style-type: none"> • CMOS input : 2 • CMOS input/output : 63 • N-ch open-drain input/output : 4 |
| A/D converter | | 8-bit resolution × 8 ch |
| D/A converter | | 8-bit resolution × 2 ch |
| Serial interface | | <ul style="list-style-type: none"> • 3-wire serial I/O, SBI, or 2-wire serial I/O mode selectable : 1 ch • 3-wire serial I/O mode (with on-chip max. 32-byte automatic transmit/receive function) : 1 ch • 3-wire serial I/O or UART mode selectable : 1 ch |
| Timer | | <ul style="list-style-type: none"> • 16-bit timer/event counter : 1 ch • 8-bit timer/event counter : 2 ch • Watch timer : 1 ch • Watchdog timer : 1 ch |
| Timer output | | 3 pins (14-bit PWM output: 1 pin) |
| Clock output | | 19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (@ 5.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock) |
| Buzzer output | | 1.2 kHz, 2.4 kHz, 4.9 kHz and 9.8 kHz (@ 5.0-MHz operation with main system clock) |
| Vectored interrupt source | Maskable | Internal: 13, external: 7 |
| | Non-maskable | Internal: 1 |
| | Software | 1 |
| Test input | | Internal: 1, external: 1 |
| Supply voltage | | V _{DD} = 2.7 to 6.0 V |
| Operating ambient temperature | | T _A = -40 to +85°C |
| Package | | <ul style="list-style-type: none"> • 80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm) • 80-pin plastic QFP (14 × 14 mm, Resin thickness: 1.4 mm) |

Notes 1. The internal PROM capacity can be changed with the memory size switching register (IMS).


2. The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).



PIN CONFIGURATIONS (Top View)

(1) Normal operating mode

- 80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm)
μPD78P058FGC-3B9
- 80-pin plastic QFP (14 × 14 mm, Resin thickness: 1.4 mm)
μPD78P058FGC-8BT



- Cautions**
1. Connect the V_{PP} pin to V_{SS}.
 2. The AV_{DD} pin functions as both an A/D converter power supply and a port power supply. When the μPD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{DD} pin to another power supply which has the same potential as V_{DD}.
 3. The AV_{SS} pin functions as both grounds of an A/D converter and D/A converter and of a port. When the μPD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{SS} pin to a ground line other than V_{SS}.




| | | | |
|---|------------------------------|--|-------------------------------|
| A8 to A15 | : Address Bus | PCL | : Programmable Clock |
| AD0 to AD7 | : Address/Data Bus | \overline{RD} | : Read Strobe |
| ANI0 to ANI7 | : Analog Input | \overline{RESET} | : Reset |
| ANO0, ANO1 | : Analog Output | RTP0 to RTP7 | : Real-Time Output Port |
| ASCK | : Asynchronous Serial Clock | RxD | : Receive Data |
| ASTB | : Address Strobe | SB0, SB1 | : Serial Bus |
| AV _{DD} | : Analog Power Supply | $\overline{SCK0}$ to $\overline{SCK2}$ | : Serial Clock |
| AV _{REF0} , AV _{REF1} | : Analog Reference Voltage | SI0 to SI2 | : Serial Input |
| AV _{SS} | : Analog Ground | SO0 to SO2 | : Serial Output |
| BUSY | : Busy | STB | : Strobe |
| BUZ | : Buzzer Clock | TI00, TI01 | : Timer Input |
| INTP0 to INTP6 | : Interrupt from Peripherals | TI1, TI2 | : Timer Input |
| P00 to P07 | : Port 0 | TO0 to TO2 | : Timer Output |
| P10 to P17 | : Port 1 | TxD | : Transmit Data |
| P20 to P27 | : Port 2 | V _{DD} | : Power Supply |
| P30 to P37 | : Port 3 | V _{PP} | : Programming Power Supply |
| P40 to P47 | : Port 4 | V _{SS} | : Ground |
| P50 to P57 | : Port 5 | \overline{WAIT} | : Wait |
| P60 to P67 | : Port 6 | \overline{WR} | : Write Strobe |
| P70 to P72 | : Port 7 | X1, X2 | : Crystal (Main System Clock) |
| P120 to P127 | : Port 12 | XT1, XT2 | : Crystal (Subsystem Clock) |
| P130, P131 | : Port 13 | | |



(2) PROM programming mode

- 80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm)
μPD78P058FGC-3B9
- 80-pin plastic QFP (14 × 14 mm, Resin thickness: 1.4 mm)
μPD78P058FGC-8BT




- Cautions**
1. (L) : Individually connect to V_{SS} via a pull-down resistor.
 2. V_{SS} : Connect to GND.
 3. $\overline{\text{RESET}}$: Set to low level.
 4. Open : No connection

A0 to A16 : Address Bus
 $\overline{\text{CE}}$: Chip Enable
 D0 to D7 : Data Bus
 $\overline{\text{OE}}$: Output Enable
 PGM : Program

$\overline{\text{RESET}}$: Reset
 V_{DD} : Power Supply
 V_{PP} : Programming Power Supply
 V_{SS} : Ground



BLOCK DIAGRAM



CONTENTS

1. DIFFERENCES BETWEEN μPD78P058F AND MASK ROM VERSIONS 11

2. PIN FUNCTIONS 12

 2.1 Pins in Normal Operating Mode 12

 2.2 Pins in PROM Programming Mode 16

 2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins 17

3. MEMORY SIZE SWITCHING REGISTER (IMS)..... 21

4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS) 22

5. PROM PROGRAMMING 23

 5.1 Operating Modes 23

 5.2 PROM Write Procedure 25

 5.3 PROM Read Procedure 29

6. SCREENING OF ONE-TIME PROM VERSIONS 30

7. ELECTRICAL SPECIFICATIONS 31

8. PACKAGE DRAWINGS 63

9. RECOMMENDED SOLDERING CONDITIONS 65

APPENDIX A. DEVELOPMENT TOOLS 67

APPENDIX B. RELATED DOCUMENTS 71



1. DIFFERENCES BETWEEN μPD78P058F AND MASK ROM VERSIONS

The μPD78P058F is a single-chip microcontroller with an on-chip one-time PROM.

Setting the memory size switching register (IMS) and internal expansion RAM size switching register (IXS) enables identical functions to mask ROM versions (μPD78056F and 78058F) except the functions of PROM specifications and of mask options for P60 to P63.

Differences between the μPD78P058F and mask ROM versions are shown in Table 1-1.

Table 1-1. Differences between μPD78P058F and Mask ROM Versions

| Item | μPD78P058F | Mask ROM Versions |
|---|--------------------------------|--|
| Internal ROM structure | One-time PROM | Mask ROM |
| Internal ROM capacity | 60 Kbytes | μPD78056F : 48 Kbytes μPD78058F : 60 Kbytes |
| Internal expansion RAM capacity | 1024 bytes | μPD78056F : None μPD78058F : 1024 bytes |
| Change of internal ROM capacity by memory size switching register (IMS) | Can be changed ^{Note} | Cannot be changed |
| Change of internal expansion RAM capacity by internal expansion RAM size switching register (IXS) | Can be changed ^{Note} | Cannot be changed |
| IC pin | None | Provided |
| V _{PP} pin | Provided | None |
| Pull-up resistor on-chip mask option of P60 to P63 pins | None | Provided |
| Electrical specifications, recommended soldering conditions | See each Data Sheet. | |

Note The RESET input sets the internal PROM capacity and internal expansion RAM capacity to 60 Kbytes and 1024 bytes, respectively.

★ **Caution** The PROM version and mask ROM version differ in noise tolerance and noise emission. When replacing a PROM version with a mask ROM version when switching from experimental production to mass production, make a thorough evaluation with a CS version (not ES version) of the mask ROM version.



2. PIN FUNCTIONS

2.1 Pins in Normal Operating Mode

(1) Port pins (1/2)

| Pin Name | Input/Output | Function | | After Reset | Alternate Function |
|-----------------------|--------------|---|---|--------------------------|--------------------|
| P00 | Input | Port 0 8-bit input/output port | Input only | Input | INTP0/TI00 |
| P01 | Input/output | | Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | Input | INTP1/TI01 |
| P02 | | | | | INTP2 |
| P03 | | | | | INTP3 |
| P04 | | | | | INTP4 |
| P05 | | | | | INTP5 |
| P06 | | | | | INTP6 |
| P07 ^{Note 1} | Input | | Input only | Input | XT1 |
| P10 to P17 | Input/output | Port 1 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. ^{Note 2} | | Input | ANI0 to ANI7 |
| P20 | Input/output | Port 2 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | Input | SI1 | |
| P21 | | | | SO1 | |
| P22 | | | | $\overline{\text{SCK1}}$ | |
| P23 | | | | STB | |
| P24 | | | | BUSY | |
| P25 | | | | SI0/SB0 | |
| P26 | | | | SO0/SB1 | |
| P27 | | | | $\overline{\text{SCK0}}$ | |
| P30 | Input/output | Port 3 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | Input | TO0 | |
| P31 | | | | TO1 | |
| P32 | | | | TO2 | |
| P33 | | | | TI1 | |
| P34 | | | | TI2 | |
| P35 | | | | PCL | |
| P36 | | | | BUZ | |
| P37 | | | | — | |

- Notes**
1. When the P07/XT1 pins are used as the input ports, set the processor clock control register (PCC) bit 6 (FRC) to 1, and be sure not to use the feedback resistor of the subsystem clock oscillation circuit.
 2. When the P10/ANI0 to P17/ANI7 pins are used as the analog inputs for A/D converter, set port 1 to input mode. The on-chip pull-up resistors are automatically disabled.

Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept.

- <1> Rewrite the output latch while the pin is used as a port pin.
- <2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.



(1) Port pins (2/2)

| Pin Name | Input/Output | Function | | After Reset | Alternate Function | |
|--------------|--------------|---|---|------------------------|--------------------|-------------------|
| P40 to P47 | Input/output | Port 4 8-bit input/output port Input/output is specifiable as 8-bit unit. When used as the input port, it is possible to use an on-chip pull-up resistor by software. Set test input flag (KRIF) to 1 by falling edge detection. | | Input | AD0 to AD7 | |
| P50 to P57 | Input/output | Port 5 8-bit input/output port It is possible to directly drive LEDs. Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | | Input | A8 to A15 | |
| P60 | Input/output | Port 6 8-bit input/output port Input/output is specifiable bit-wise. | N-ch open-drain input/output port. It is possible to directly drive LEDs. | Input | — | |
| P61 | | | | | | |
| P62 | | | | | | |
| P63 | | | | | | |
| P64 | | | When used as the input port, it is possible to use an on-chip pull-up resistor by software. | | Input | \overline{RD} |
| P65 | | | | | | \overline{WR} |
| P66 | | | | | | \overline{WAIT} |
| P67 | | | | | | ASTB |
| P70 | Input/output | Port 7 3-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | Input | S12/RxD | | |
| P71 | | | | SO2/TxD | | |
| P72 | | | | $\overline{SCK2/ASCK}$ | | |
| P120 to P127 | Input/output | Port 12 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | | Input | RTP0 to RTP7 | |
| P130, P131 | Input/output | Port 13 2-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to use an on-chip pull-up resistor by software. | | Input | ANO0, ANO1 | |

Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept.

- <1> Rewrite the output latch while the pin is used as a port pin.
- <2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.



(2) Non-port pins (1/2)

| Pin Name | Input/Output | Function | After Reset | Alternate Function |
|--------------------------|--------------|--|-------------|-------------------------------|
| INTP0 | Input | External interrupt request inputs, with specifiable valid edges (rising edge, falling edge, and both rising and falling edges) | Input | P00/TI00 |
| INTP1 | | | | P01/TI01 |
| INTP2 | | | | P02 |
| INTP3 | | | | P03 |
| INTP4 | | | | P04 |
| INTP5 | | | | P05 |
| INTP6 | | | | P06 |
| SI0 | Input | Serial data input of the serial interface | Input | P25/SB0 |
| SI1 | | | | P20 |
| SI2 | | | | P70/RxD |
| SO0 | Output | Serial data output of the serial interface | Input | P26/SB1 |
| SO1 | | | | P21 |
| SO2 | | | | P71/TxD |
| SB0 | Input/output | Serial data input/output of the serial interface | Input | P25/SI0 |
| SB1 | | | | P26/SO0 |
| $\overline{\text{SCK0}}$ | Input/output | Serial clock input/output of the serial interface | Input | P27 |
| $\overline{\text{SCK1}}$ | | | | P22 |
| $\overline{\text{SCK2}}$ | | | | P72/ASCK |
| STB | Output | Automatic transmitting/receiving strobe output of the serial interface | Input | P23 |
| BUSY | Input | Automatic transmitting/receiving busy input of the serial interface | Input | P24 |
| RxD | Input | Serial data input for asynchronous serial interface | Input | P70/SI2 |
| TxD | Output | Serial data output for asynchronous serial interface | Input | P71/SO2 |
| ASCK | Input | Serial clock input for asynchronous serial interface | Input | P72/ $\overline{\text{SCK2}}$ |
| TI00 | Input | External count clock input to 16-bit timer (TM0) | Input | P00/INTP0 |
| TI01 | | Capture trigger signal input to capture register (CR00) | | P01/INTP1 |
| TI1 | | External count clock input to 8-bit timer (TM1) | | P33 |
| TI2 | | External count clock input to 8-bit timer (TM2) | | P34 |
| TO0 | Output | 16-bit timer (TM0) output (Can be used together with 14-bit PWM output.) | Input | P30 |
| TO1 | | 8-bit timer (TM1) output | | P31 |
| TO2 | | 8-bit timer (TM2) output | | P32 |



(2) Non-port pins (2/2)

| Pin Name | Input/Output | Function | After Reset | Alternate Function |
|--------------------|--------------|--|-------------|--------------------|
| PCL | Output | Clock output (for trimming main system clock and subsystem clock) | Input | P35 |
| BUZ | Output | Buzzer output | Input | P36 |
| RTP0 to RTP7 | Output | Real-time output port which outputs data in synchronization with trigger | Input | P120 to P127 |
| AD0 to AD7 | Input/output | Low-order address/data bus when expanding memory externally | Input | P40 to P47 |
| A8 to A15 | Output | High-order address bus when expanding memory externally | Input | P50 to P57 |
| \overline{RD} | Output | Strobe signal output for the external memory read operation | Input | P64 |
| \overline{WR} | | Strobe signal output for the external memory write operation | Input | P65 |
| \overline{WAIT} | Input | Wait insertion when accessing external memory | Input | P66 |
| ASTB | Output | Strobe output to externally latches address information which is output to ports 4 and 5 for accessing external memory | Input | P67 |
| ANI0 to ANI7 | Input | Analog input of A/D converter | Input | P10 to P17 |
| ANO0, ANO1 | Output | Analog output of D/A converter | Input | P130, P131 |
| AV _{REF0} | Input | Reference voltage input of A/D converter | — | — |
| AV _{REF1} | Input | Reference voltage input of D/A converter | — | — |
| AV _{DD} | — | Analog power supply of A/D converter (shared with the port power supply) | — | — |
| AV _{SS} | — | Ground potential of A/D converter and D/A converter (shared with the port ground potential) | — | — |
| \overline{RESET} | Input | System reset input | — | — |
| X1 | Input | Main system clock oscillation crystal connection | — | — |
| X2 | — | | — | — |
| XT1 | Input | Subsystem clock oscillation crystal connection | Input | P07 |
| XT2 | — | | — | — |
| V _{DD} | — | Positive power supply (except for port) | — | — |
| V _{PP} | — | High-voltage applied during program write/verify. Connected to V _{SS} in normal operating mode. | — | — |
| V _{SS} | — | Ground potential (except for port) | — | — |

- Cautions**
1. The AV_{DD} pin functions as both an A/D converter power supply and a port power supply. When the μPD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{DD} pin to another power supply which has the same potential as V_{DD}.
 2. The AV_{SS} pin functions as both grounds of an A/D converter and D/A converter and of a port. When the μPD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{SS} pin to a ground line other than V_{SS}.



2.2 Pins in PROM Programming Mode

| Pin Name | Input/Output | Function |
|---------------------------|--------------|---|
| $\overline{\text{RESET}}$ | Input | PROM programming mode setting When +5 V or +12.5 V is applied to the V_{PP} pin and a low-level signal is applied to the $\overline{\text{RESET}}$ pin, this chip is set in the PROM programming mode. |
| V_{PP} | Input | PROM programming mode setting and high-voltage applied during program write/verification |
| A0 to A16 | Input | Address bus |
| D0 to D7 | Input/output | Data bus |
| $\overline{\text{CE}}$ | Input | PROM enable input/program pulse input |
| $\overline{\text{OE}}$ | Input | Read strobe input to PROM |
| $\overline{\text{PGM}}$ | Input | Program/program inhibit input in PROM programming mode |
| V_{DD} | — | Positive power supply |
| V_{SS} | — | Ground potential |



2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins

Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1. For the configuration of each type of input/output circuit, see Figure 2-1.

Table 2-1. Pin Input/Output Circuit Type (1/2)

| Pin Name | Input/Output Circuit Type | Input/Output | Recommended Connection when Unused | | |
|----------------------|---------------------------|--------------|---|--|--|
| P00/INTP0/TI00 | 2 | Input | Connect to V _{SS} . | | |
| P01/INTP1/TI01 | 8-D | Input/output | Independently connect to V _{SS} through resistor. | | |
| P02/INTP2 | | | | | |
| P03/INTP3 | | | | | |
| P04/INTP4 | | | | | |
| P05/INTP5 | | | | | |
| P06/INTP6 | | | | | |
| P07/XT1 | 16 | Input | Connect to V _{DD} . | | |
| P10/ANI0 to P17/ANI7 | 11-C | Input/output | Independently connect to V _{DD} or V _{SS} through resistor. | | |
| P20/SI1 | 8-D | | | | |
| P21/SO1 | 5-J | | | | |
| P22/SCK ₁ | 8-D | | | | |
| P23/STB | 5-J | | | | |
| P24/BUSY | 8-D | | | | |
| P25/SI0/SB0 | 10-C | | | | |
| P26/SO0/SB1 | | | | | |
| P27/SCK ₀ | | | | | |
| P30/TO0 | 5-J | | | | |
| P31/TO1 | | | | | |
| P32/TO2 | | | | | |
| P33/TI1 | 8-D | | | | |
| P34/TI2 | | | | | |
| P35/PCL | 5-J | | | | |
| P36/BUZ | | | | | |
| P37 | | | | | |
| P40/AD0 to P47/AD7 | 5-O | | | | Independently connect to V _{DD} through resistor. |



Table 2-1. Pin Input/Output Circuit Type (2/2)

| Pin Name | Input/Output Circuit Type | Input/Output | Recommended Connection when Unused |
|------------------------|---------------------------|--------------|---|
| P50/A8 to P57/A15 | 5-J | Input/output | Independently connect to V _{DD} or V _{SS} through resistor. |
| P60 to P63 | 13-H | | Independently connect to V _{DD} through resistor. |
| P64/RD | 5-J | | Independently connect to V _{DD} or V _{SS} through resistor. |
| P65/WR | | | |
| P66/WAIT | | | |
| P67/ASTB | | | |
| P70/SI2/RxD | | | |
| P71/SO2/TxD | 5-J | | |
| P72/SCK2/ASCK | 8-D | | |
| P120/RTP0 to P127/RTP7 | 5-J | | |
| P130/ANO0, P131/ANO1 | 12-B | | Independently connect to V _{SS} through resistor. |
| RESET | 2 | Input | — |
| XT2 | 16 | — | Leave open. |
| AV _{REF0} | — | | Connect to V _{SS} . |
| AV _{REF1} | | | Connect to V _{DD} . |
| AV _{DD} | | | Connect to another power supply which has the same potential as V _{DD} . |
| AV _{SS} | | | Connect to another ground line which has the same potential as V _{SS} . |
| V _{PP} | | | Connect to V _{SS} . |



Figure 2-1. Pin Input/Output Circuits (1/2)





Figure 2-1. Pin Input/Output Circuits (2/2)




3. MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of a mask ROM version having different internal memories (ROM).

The IMS register is set with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets IMS to CFH.

Figure 3-1. Memory Size Switching Register Format



Note Set the internal ROM capacity to 56 Kbytes or less when external device expansion function is used.

Table 3-1 shows the setting values of IMS which make the memory mapping the same as that of the mask ROM versions.

Table 3-1. Memory Size Switching Register Setting Values

| Target Mask ROM Version | IMS Setting Value |
|-------------------------|-------------------|
| μPD78056F | CCH |
| μPD78058F | CFH |



4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This is a register to set the internal expansion RAM capacity by software. By setting this internal expansion RAM size switching register (IXS), it is possible to get the same memory mapping as that of a mask ROM version having different internal expansion RAM.

The IXS register is set with an 8-bit memory manipulation instruction.

RESET input sets IXS to 0AH.

Figure 4-1. Internal Expansion RAM Size Switching Register Format




Table 4-1 shows the setting values of IXS which make the memory mapping the same as that of the mask ROM versions.

Table 4-1. Internal Expansion RAM Size Switching Register Setting Values

| Target Mask ROM Version | IXS Setting Value |
|-------------------------|-------------------|
| μPD78056F | 0CH |
| μPD78058F | 0AH |

Remark Even if a μPD78P058F program that includes "MOV IXS, #0CH" is implemented on the μPD78056F, its operation will not be affected.



5. PROM PROGRAMMING

The μPD78P058F has an on-chip 60-Kbyte PROM as a program memory. For programming, set the PROM programming mode by the V_{PP} and \overline{RESET} pins. For connecting unused pins, refer to **PIN CONFIGURATIONS (Top View) (2) PROM programming mode**.

Caution Program writing should be performed in the address range 0000H to EFFFH (the last address, EFFFH, should be specified). Writing cannot be performed with a PROM programmer that cannot specify the write addresses.

5.1 Operating Modes

When +5 V or +12.5 V is applied to the V_{PP} pin and a low level signal is applied to the \overline{RESET} pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the \overline{CE} , \overline{OE} and \overline{PGM} pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

Table 5-1. Operating Modes of PROM Programming

| Pin Operating Mode | \overline{RESET} | V_{PP} | V_{DD} | \overline{CE} | \overline{OE} | \overline{PGM} | D0 to D7 |
|-----------------------|--------------------|----------|----------|-----------------|-----------------|------------------|----------------|
| Page data latch | L | +12.5 V | +6.5 V | H | L | H | Data input |
| Page write | | | | H | H | L | High-impedance |
| Byte write | | | | L | H | L | Data input |
| Program verify | | | | L | L | H | Data output |
| Program inhibit | | | | × | H | H | High-impedance |
| | | | | × | L | L | |
| Read | +5 V | +5 V | L | L | H | Data output | |
| Output disable | | | L | H | × | High-impedance | |
| Standby | | | H | × | × | High-impedance | |

Remark × : L or H



(1) Read mode

Read mode is set if $\overline{CE} = L$, $\overline{OE} = L$ are set.

(2) Output disable mode

Data output becomes high-impedance, and is in the output disable mode, if $\overline{OE} = H$ is set.

Therefore, it allows data to be read from any device by controlling the \overline{OE} pin, if multiple μ PD78P058Fs are connected to the data bus.

(3) Standby mode

Standby mode is set if $\overline{CE} = H$ is set.

In this mode, data outputs become high-impedance irrespective of the \overline{OE} status.

(4) Page data latch mode

Page data latch mode is set if $\overline{CE} = H$, $\overline{PGM} = H$, $\overline{OE} = L$ are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

(5) Page write mode

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the \overline{PGM} pin with $\overline{CE} = H$, $\overline{OE} = H$. Then, program verification can be performed, if $\overline{CE} = L$, $\overline{OE} = L$ are set.

If programming is not performed by a one-time program pulse, X ($X \leq 10$) write and verification operations should be executed repeatedly.

(6) Byte write mode

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the \overline{PGM} pin with $\overline{CE} = L$, $\overline{OE} = H$. Then, program verification can be performed if $\overline{OE} = L$ is set.

If programming is not performed by a one-time program pulse, X ($X \leq 10$) write and verification operations should be executed repeatedly.

(7) Program verify mode

Program verify mode is set if $\overline{CE} = L$, $\overline{PGM} = H$, $\overline{OE} = L$ are set.

In this mode, check if a write operation is performed correctly after the write.

(8) Program inhibit mode


Program inhibit mode is used when the \overline{OE} pin, V_{PP} pin, and D0 to D7 pins of multiple μ PD78P058Fs are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the \overline{PGM} pin driven high.



5.2 PROM Write Procedure

Figure 5-1. Page Program Mode Flowchart



Remark G = Start address
 N = Program last address



Figure 5-2. Page Program Mode Timing






Figure 5-3. Byte Program Mode Flowchart



Remark G = Start address
 N = Program last address



Figure 5-4. Byte Program Mode Timing



- Cautions**
1. V_{DD} should be applied before V_{PP}, and removed after V_{PP}.
 2. V_{PP} must not exceed +13.5 V including overshoot.
 3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V_{PP}.




5.3 PROM Read Procedure

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the $\overline{\text{RESET}}$ pin at low level, supply +5 V to the V_{PP} pin, and connect all other unused pins as shown in **PIN CONFIGURATIONS (Top View) (2) PROM programming mode.**
- (2) Supply +5 V to the V_{DD} and V_{PP} pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 5-5.

Figure 5-5. PROM Read Timings



6. SCREENING OF ONE-TIME PROM VERSIONS

The one-time PROM version (μ PD78P058FGC-3B9, 78P058FGC-8BT) cannot be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the conditions below.

| Storage Temperature | Storage Time |
|---------------------|--------------|
| 125°C | 24 hours |

NEC offers for a fee one-time PROM writing, marking, screening and verify services for products designated as "QTOP Microcontrollers". For details, contact an NEC sales representative.



7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

| Parameter | Symbol | Test Conditions | | Rating | Unit | | |
|----------------------|---------------------------------|--|-----------------------|--|------|-------------|----|
| Supply voltage | V _{DD} | | | -0.3 to +7.0 | V | | |
| | V _{PP} | | | -0.3 to +13.5 | V | | |
| | AV _{DD} | | | -0.3 to V _{DD} + 0.3 | V | | |
| | AV _{REF0} | | | -0.3 to V _{DD} + 0.3 | V | | |
| | AV _{REF1} | | | -0.3 to V _{DD} + 0.3 | V | | |
| | AV _{SS} | | | -0.3 to +0.3 | V | | |
| Input voltage | V _{I1} | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, X1, X2, XT2, RESET | | -0.3 to V _{DD} + 0.3 | V | | |
| | V _{I2} | P60 to P63 | N-ch open-drain | -0.3 to +16 | V | | |
| | V _{I3} | A9 | PROM programming mode | -0.3 to +13.5 | V | | |
| Output voltage | V _O | | | -0.3 to V _{DD} + 0.3 | V | | |
| Analog input voltage | V _{AN} | P10 to P17 | Analog input pins | AV _{SS} - 0.3 to AV _{REF0} + 0.3 | V | | |
| Output current, high | I _{OH} | Per pin | | -10 | mA | | |
| | | Total for P01 to P06, P30 to P37, P56, P57, P60 to P67, P120 to P127 | | -15 | mA | | |
| | | Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131 | | -15 | mA | | |
| Output current, low | I _{OL} ^{Note} | Per pin | peak value | 30 | mA | | |
| | | | r.m.s. value | 15 | mA | | |
| | | Total for P50 to P55 | peak value | 100 | mA | | |
| | | | r.m.s. value | 70 | mA | | |
| | | Total for P56, P57, P60 to P63 | peak value | 100 | mA | | |
| | | | r.m.s. value | 70 | mA | | |
| | | Total for P10 to P17, P20 to P27, P40 to P47, P70 to P72, P130, P131 | peak value | 50 | mA | | |
| | | | r.m.s. value | 20 | mA | | |
| | | Total for P01 to P06, P30 to P37, P64 to P67, P120 to P127 | peak value | 50 | mA | | |
| | | | r.m.s. value | 20 | mA | | |
| | | Operating ambient temperature | T _A | | | -40 to +85 | °C |
| | | Storage temperature | T _{stg} | | | -65 to +150 | °C |




Note r.m.s. values should be calculated as follows: [r.m.s. value] = [peak value] × √Duty

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.



Main System Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

| Resonator | Recommended Circuit | Parameter | Test Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|--|--|---|------|------|----------|------|
| Ceramic resonator |  | Oscillation frequency (f _x) ^{Note 1} | V _{DD} = Oscillation voltage range | 1.0 | | 5.0 | MHz |
| | | Oscillation stabilization time ^{Note 2} | After V _{DD} has reached MIN. of oscillation voltage range | | | 4 | ms |
| Crystal resonator |  | Oscillation frequency (f _x) ^{Note 1} | | 1.0 | | 5.0 | MHz |
| | | Oscillation stabilization time ^{Note 2} | V _{DD} = 4.5 to 6.0 V | | | 10 30 | ms |
| External clock |  | X1 input frequency (f _x) ^{Note 1} | | 1.0 | | 5.0 | MHz |
| | | X1 input high-/low-level width (t _{xH} /t _{xL}) | | | 85 | | 500 |



- Notes**
1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
 2. This is the time required for oscillation to stabilize after a reset or STOP mode release.

Cautions 1. When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by broken lines to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
 - No other signal lines should be crossed.
 - Keep away from lines carrying a high fluctuating current.
 - The oscillator capacitor grounding point should always be at the same potential as V_{SS}.
 - Do not connect to a ground pattern carrying a high current.
 - A signal should not be taken from the oscillator.
2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.



Subsystem Clock Oscillator Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

| Resonator | Recommended Circuit | Parameter | Test Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|---|---|--------------------------------|------|--------|------|------|
| Crystal resonator |  | Oscillation frequency (f _{XT}) ^{Note 1} | | 32 | 32.768 | 35 | kHz |
| | | Oscillation stabilization time ^{Note 2} | V _{DD} = 4.5 to 6.0 V | | 1.2 | 2 | s |
| External clock |  | XT1 input frequency (f _{XT}) ^{Note 1} | | 32 | | 100 | kHz |
| | | XT1 input high-/low-level width (t _{XTH} /t _{XTL}) | | 5 | | 15 | μs |

- Notes**
1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
 2. This is the time required for oscillation to stabilize after power (V_{DD}) is turned on.

Cautions

1. When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by broken lines to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
- No other signal lines should be crossed.
- Keep away from lines carrying a high fluctuating current.
- The oscillator capacitor grounding point should always be at the same potential as V_{SS}.
- Do not connect to a ground pattern carrying a high current.
- A signal should not be taken from the oscillator.

2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to misoperation due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.



Capacitance (T_A = 25°C, V_{DD} = V_{SS} = 0 V)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|-----------------|--|------|------|------|------|
| Input capacitance | C _{IN} | f = 1 MHz, Unmeasured pins returned to 0 V | | | 15 | pF |
| Input/output capacitance | C _{IO} | f = 1 MHz Unmeasured pins returned to 0 V | | | 15 | pF |
| | | P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131 P60 to P63 | | | | |

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit | |
|-----------------------------|-------------------|---|--|---------------------|---------------------|---------------------|---|
| Input voltage, high | V _{IH1} | P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131 | 0.7 V _{DD} | | V _{DD} | V | |
| | V _{IH2} | P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, <u>RESET</u> | 0.8 V _{DD} | | V _{DD} | V | |
| | V _{IH3} | P60 to P63 (N-ch open-drain) | 0.7 V _{DD} | | 15 | V | |
| | V _{IH4} | X1, X2 | V _{DD} - 0.5 | | V _{DD} | V | |
| | V _{IH5} | XT1/P07, XT2 | V _{DD} = 4.5 to 6.0 V | 0.8 V _{DD} | | V _{DD} | V |
| | | | 0.9 V _{DD} | | V _{DD} | V | |
| Input voltage, low | V _{IL1} | P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131 | 0 | | 0.3 V _{DD} | V | |
| | V _{IL2} | P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, <u>RESET</u> | 0 | | 0.2 V _{DD} | V | |
| | V _{IL3} | P60 to P63 | V _{DD} = 4.5 to 6.0 V | 0 | | 0.3 V _{DD} | V |
| | | | | 0 | | 0.2 V _{DD} | V |
| | V _{IL4} | X1, X2 | 0 | | 0.4 | V | |
| V _{IL5} | XT1/P07, XT2 | V _{DD} = 4.5 to 6.0 V | 0 | | 0.2 V _{DD} | V | |
| | | | 0 | | 0.1 V _{DD} | V | |
| Output voltage, high | V _{OH} | V _{DD} = 4.5 to 6.0 V, I _{OH} = -1 mA | V _{DD} - 1.0 | | | V | |
| | | I _{OH} = -100 μA | V _{DD} - 0.5 | | | V | |
| Output voltage, low | V _{OL1} | P50 to P57, P60 to P63 | V _{DD} = 4.5 to 6.0 V, I _{OL} = 15 mA | 0.4 | 2.0 | V | |
| | | P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131 | V _{DD} = 4.5 to 6.0 V, I _{OL} = 1.6 mA | | 0.4 | V | |
| | V _{OL2} | SB0, SB1, <u>SCK0</u> | V _{DD} = 4.5 to 6.0 V, N-ch open-drain at pull-up time (R = 1 kΩ) | | 0.2 V _{DD} | V | |
| | V _{OL3} | I _{OL} = 400 μA | | | 0.5 | V | |
| Input leakage current, high | I _{LIH1} | V _{IN} = V _{DD} | P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, <u>P120 to P127</u> , P130, P131, <u>RESET</u> | | 3 | μA | |
| | I _{LIH2} | | X1, X2, XT1/P07, XT2 | | 20 | μA | |
| | I _{LIH3} | V _{IN} = 15 V | P60 to P63 | | 80 | μA | |

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

| Parameter | Symbol | Test Conditions | | MIN. | TYP. | MAX. | Unit |
|------------------------------|-------------------|---|---|------|------|--------------------|------|
| Input leakage current, low | I _{LIL1} | V _{IN} = 0 V | P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, RESET | | | -3 | μA |
| | I _{LIL2} | | X1, X2, XT1/P07, XT2 | | | -20 | μA |
| | I _{LIL3} | | P60 to P63 | | | -3 ^{Note} | μA |
| Output leakage current, high | I _{LOH} | V _{OUT} = V _{DD} | | | | 3 | μA |
| Output leakage current, low | I _{LOL} | V _{OUT} = 0 V | | | | -3 | μA |
| Software pull-up resistor | R | V _{IN} = 0 V, P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131 | V _{DD} = 4.5 to 6.0 V | 15 | 40 | 90 | kΩ |
| | | | | 20 | | 500 | kΩ |

Note In P60 to P63, a -200-μA (MAX.) low-level input leakage current passes only during the 1.5-clock interval (no wait) when the read instruction to port 6 (P6) and port mode register 6 (PM6) is executed. Other than the 1.5-clock interval, -3 μA (MAX.) is passed.

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------------|--|--|--|------|------|------|
| Supply current ^{Note 1} | I _{DD1} | 5.0-MHz crystal oscillation operating mode (f _{xx} = 2.5 MHz) ^{Note 2} | V _{DD} = 5.0 V ±10% ^{Note 5} | 5 | 15 | mA |
| | | | V _{DD} = 3.0 V ±10% ^{Note 6} | 0.7 | 2.1 | mA |
| | | 5.0-MHz crystal oscillation operating mode (f _{xx} = 5.0 MHz) ^{Note 3} | V _{DD} = 5.0 V ±10% ^{Note 5} | 9.0 | 27.0 | mA |
| | | | V _{DD} = 3.0 V ±10% ^{Note 6} | 1.0 | 3.0 | mA |
| | I _{DD2} | 5.0-MHz crystal oscillation HALT mode (f _{xx} = 2.5 MHz) ^{Note 2} | V _{DD} = 5.0 V ±10% | 1.4 | 4.2 | mA |
| | | | V _{DD} = 3.0 V ±10% | 0.5 | 1.5 | mA |
| | | 5.0-MHz crystal oscillation HALT mode (f _{xx} = 5.0 MHz) ^{Note 3} | V _{DD} = 5.0 V ±10% | 1.6 | 4.8 | mA |
| | | | V _{DD} = 3.0 V ±10% | 0.65 | 1.95 | mA |
| | I _{DD3} | 32.768-kHz crystal oscillation operating mode ^{Note 4} | V _{DD} = 5.0 V ±10% | 135 | 270 | μA |
| | | | V _{DD} = 3.0 V ±10% | 95 | 190 | μA |
| | I _{DD4} | 32.768-kHz crystal oscillation HALT mode ^{Note 4} | V _{DD} = 5.0 V ±10% | 25 | 55 | μA |
| | | | V _{DD} = 3.0 V ±10% | 5 | 15 | μA |
| I _{DD5} | XT1 = V _{DD} STOP mode Feedback resistor used | V _{DD} = 5.0 V ±10% | 1 | 30 | μA | |
| | | V _{DD} = 3.0 V ±10% | 0.5 | 10 | μA | |
| I _{DD6} | XT1 = V _{DD} STOP mode Feedback resistor not used | V _{DD} = 5.0 V ±10% | 0.1 | 30 | μA | |
| | | V _{DD} = 3.0 V ±10% | 0.05 | 10 | μA | |

- Notes**
1. Passed through the V_{DD} and AV_{DD} pins. Does not include the current which is passed through the A/D converter, D/A converter, and on-chip pull-up resistor.
 2. f_{xx} = f_x/2 operation (when the oscillation mode selection register (OSMS) is set to 00H)
 3. f_{xx} = f_x operation (when OSMS is set to 01H)
 4. When the main system clock is stopped
 5. High-speed mode operation (when the processor clock control register (PCC) is set to 00H)
 6. Low-speed mode operation (when PCC is set to 04H)

- Remarks**
1. f_{xx} : Main system clock frequency (f_x or f_x/2)
 2. f_x : Main system clock oscillation frequency



AC Characteristics

(1) Basic Operation (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)


| Parameter | Symbol | Test Conditions | | MIN. | TYP. | MAX. | Unit |
|---|----------------------|-----------------------------------|---|--|------|------|------|
| Cycle time (minimum instruction execution time) | T _{cy} | Operating on main system clock | f _{xx} = f _x /2 ^{Note 1} | 0.8 | | 64 | μs |
| | | | f _{xx} = f _x ^{Note 2} | V _{DD} = 4.5 to 6.0 V | 0.4 | | 32 |
| | | | | | 0.8 | | 32 |
| | | Operating on subsystem clock | | | 40 | 122 | 125 |
| TI00 input high-/low-level width | t _{TIH00} , | V _{DD} = 4.5 to 6.0 V | | 2/f _{sam} + 0.1 ^{Note 3} | | | μs |
| | t _{TIL00} | | | 2/f _{sam} + 0.2 ^{Note 3} | | | μs |
| TI01 input high-/low-level width | t _{TIH01} , | | | 10 | | | μs |
| | t _{TIL01} | | | | | | |
| TI1, TI2 input frequency | f _{TI1} | V _{DD} = 4.5 to 6.0 V | | 0 | | 4 | MHz |
| | | | | 0 | | 275 | kHz |
| TI1, TI2 input high-/low-level width | t _{TIH1} , | V _{DD} = 4.5 to 6.0 V | | 100 | | | ns |
| | t _{TIL1} | | | 1.8 | | | μs |
| Interrupt input high-/low-level width | t _{INTH} , | INTP0 | V _{DD} = 4.5 to 6.0 V | 2/f _{sam} + 0.1 ^{Note 3} | | | μs |
| | | | | 2/f _{sam} + 0.2 ^{Note 3} | | | μs |
| | t _{INTL} | INTP1 to INTP6, KR0 to KR7 | | 10 | | | μs |
| RESET low-level width | t _{RSL} | | | 10 | | | μs |

- Notes**
1. When oscillation mode selection register (OSMS) is set to 00H.
 2. When OSMS is set to 01H.
 3. f_{sam} can be selected as f_{xx}/2^N, f_{xx}/32, f_{xx}/64, or f_{xx}/128 (N = 0 to 4) by bits 0 and 1 (SCS0 and SCS1) of the sampling clock selection register (SCS).


- Remarks**
1. f_{xx} : Main system clock frequency (f_x or f_x/2)
 2. f_x : Main system clock oscillation frequency



T_{CY} vs V_{DD} (Main System Clock, f_{xx} = f_x/2)



T_{CY} vs V_{DD} (Main System Clock, f_{xx} = f_x)



(2) Read/Write Operations

(a) When MCS = 1, PCC2 to PCC0 = 000B (T_A = -40 to +85°C, V_{DD} = 4.5 to 6.0 V)

| Parameter | Symbol | Test Conditions | MIN. | MAX. | Unit |
|---|--------------------|-----------------|----------------------------------|----------------------------------|------|
| ASTB high-level width | t _{ASTH} | | 0.85t _{cy} - 50 | | ns |
| Address setup time | t _{ADS} | | 0.85t _{cy} - 50 | | ns |
| Address hold time | t _{ADH} | | 50 | | ns |
| Data input time from address | t _{ADD1} | | | (2.85 + 2n)t _{cy} - 80 | ns |
| | t _{ADD2} | | | (4 + 2n)t _{cy} - 100 | ns |
| Data input time from $\overline{RD}\downarrow$ | t _{RD1} | | | (2 + 2n)t _{cy} - 100 | ns |
| | t _{RD2} | | | (2.85 + 2n)t _{cy} - 100 | ns |
| Read data hold time | t _{RDH} | | 0 | | ns |
| \overline{RD} low-level width | t _{RDL1} | | (2 + 2n)t _{cy} - 60 | | ns |
| | t _{RDL2} | | (2.85 + 2n)t _{cy} - 60 | | ns |
| $\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$ | t _{RDWT1} | | | 0.85t _{cy} - 50 | ns |
| | t _{RDWT2} | | | 2t _{cy} - 60 | ns |
| $\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$ | t _{WRWT} | | | 2t _{cy} - 60 | ns |
| \overline{WAIT} low-level width | t _{WTL} | | (1.15 + 2n)t _{cy} | (2 + 2n)t _{cy} | ns |
| Write data setup time | t _{WDS} | | (2.85 + 2n)t _{cy} - 100 | | ns |
| Write data hold time | t _{WDH} | | 20 | | ns |
| \overline{WR} low-level width | t _{WRL1} | | (2.85 + 2n)t _{cy} - 60 | | ns |
| $\overline{RD}\downarrow$ delay time from ASTB \downarrow | t _{ASTRD} | | 25 | | ns |
| $\overline{WR}\downarrow$ delay time from ASTB \downarrow | t _{ASTWR} | | 0.85t _{cy} + 20 | | ns |
| ASTB \uparrow delay time from $\overline{RD}\uparrow$ in external fetch | t _{RDAST} | | 0.85t _{cy} - 10 | 1.15t _{cy} + 20 | ns |
| Address hold time from $\overline{RD}\uparrow$ in external fetch | t _{RDADH} | | 0.85t _{cy} - 50 | 1.15t _{cy} + 50 | ns |
| Write data output time from $\overline{RD}\uparrow$ | t _{RDWD} | | 40 | | ns |
| Write data output time from $\overline{WR}\downarrow$ | t _{WRWD} | | 0 | 50 | ns |
| Address hold time from $\overline{WR}\uparrow$ | t _{WRADH} | | 0.85t _{cy} | 1.15t _{cy} + 40 | ns |
| $\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$ | t _{WTRD} | | 1.15t _{cy} + 40 | 3.15t _{cy} + 40 | ns |
| $\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$ | t _{WTWR} | | 1.15t _{cy} + 30 | 3.15t _{cy} + 30 | ns |

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
 3. t_{cy} = T_{cy}/4
 4. n indicates the number of waits.



(b) Except when MCS = 1, PCC2 to PCC0 = 000B (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

| Parameter | Symbol | Test Conditions | MIN. | MAX. | Unit |
|---|--------------------|-----------------|--------------------------------|--------------------------------|------|
| ASTB high-level width | t _{ASTH} | | t _{cy} - 80 | | ns |
| Address setup time | t _{ADS} | | t _{cy} - 80 | | ns |
| Address hold time | t _{ADH} | | 0.4t _{cy} - 10 | | ns |
| Data input time from address | t _{ADD1} | | | (3 + 2n)t _{cy} - 160 | ns |
| | t _{ADD2} | | | (4 + 2n)t _{cy} - 200 | ns |
| Data input time from $\overline{RD}\downarrow$ | t _{RDD1} | | | (1.4 + 2n)t _{cy} - 70 | ns |
| | t _{RDD2} | | | (2.4 + 2n)t _{cy} - 70 | ns |
| Read data hold time | t _{RDH} | | 0 | | ns |
| \overline{RD} low-level width | t _{RDL1} | | (1.4 + 2n)t _{cy} - 20 | | ns |
| | t _{RDL2} | | (2.4 + 2n)t _{cy} - 20 | | ns |
| $\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$ | t _{RDWT1} | | | t _{cy} - 100 | ns |
| | t _{RDWT2} | | | 2t _{cy} - 100 | ns |
| $\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$ | t _{WRWT} | | | 2t _{cy} - 100 | ns |
| \overline{WAIT} low-level width | t _{WTL} | | (1 + 2n)t _{cy} | (2 + 2n)t _{cy} | ns |
| Write data setup time | t _{WDS} | | (2.4 + 2n)t _{cy} - 60 | | ns |
| Write data hold time | t _{WDH} | | 20 | | ns |
| \overline{WR} low-level width | t _{WRL1} | | (2.4 + 2n)t _{cy} - 20 | | ns |
| $\overline{RD}\downarrow$ delay time from ASTB \downarrow | t _{ASTRD} | | 0.4t _{cy} - 30 | | ns |
| $\overline{WR}\downarrow$ delay time from ASTB \downarrow | t _{ASTWR} | | 1.4t _{cy} - 30 | | ns |
| ASTB \uparrow delay time from $\overline{RD}\uparrow$ in external fetch | t _{RDAST} | | t _{cy} - 10 | t _{cy} + 20 | ns |
| Address hold time from $\overline{RD}\uparrow$ in external fetch | t _{RDADH} | | t _{cy} - 50 | t _{cy} + 50 | ns |
| Write data output time from $\overline{RD}\uparrow$ | t _{RDWD} | | 0.4t _{cy} - 20 | | ns |
| Write data output time from $\overline{WR}\downarrow$ | t _{WRWD} | | 0 | 60 | ns |
| Address hold time from $\overline{WR}\uparrow$ | t _{WRADH} | | t _{cy} | t _{cy} + 60 | ns |
| $\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$ | t _{WTRD} | | 0.6t _{cy} + 180 | 2.6t _{cy} + 180 | ns |
| $\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$ | t _{WTWR} | | 0.6t _{cy} + 120 | 2.6t _{cy} + 120 | ns |

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register (OSMS)
 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
 3. t_{cy} = T_{cy}/4
 4. n indicates the number of waits.



(3) Serial Interface (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode ($\overline{\text{SCK0}}$... internal clock output)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------------------|--------------------------------|----------------------------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time | t _{KCY1} | V _{DD} = 4.5 to 6.0 V | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK0}}$ high-/low-level width | t _{KH1} , | V _{DD} = 4.5 to 6.0 V | t _{KCY1} /2 - 50 | | | ns |
| | t _{KL1} | | t _{KCY1} /2 - 100 | | | ns |
| SIO setup time (to $\overline{\text{SCK0}}\uparrow$) | t _{SIK1} | V _{DD} = 4.5 to 6.0 V | 100 | | | ns |
| | | | 150 | | | ns |
| SIO hold time (from $\overline{\text{SCK0}}\uparrow$) | t _{KSI1} | | 400 | | | ns |
| SO0 output delay time from $\overline{\text{SCK0}}\downarrow$ | t _{KSO1} | C = 100 pF ^{Note} | | | 300 | ns |

Note C is the $\overline{\text{SCK0}}$ and SO0 output line load capacitance.

(ii) 3-wire serial I/O mode ($\overline{\text{SCK0}}$... external clock input)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------------------------------------|---|------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time | t _{KCY2} | V _{DD} = 4.5 to 6.0 V | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK0}}$ high-/low-level width | t _{KH2} , | V _{DD} = 4.5 to 6.0 V | 400 | | | ns |
| | t _{KL2} | | 800 | | | ns |
| SIO setup time (to $\overline{\text{SCK0}}\uparrow$) | t _{SIK2} | | 100 | | | ns |
| SIO hold time (from $\overline{\text{SCK0}}\uparrow$) | t _{KSI2} | | 400 | | | ns |
| SO0 output delay time from $\overline{\text{SCK0}}\downarrow$ | t _{KSO2} | C = 100 pF ^{Note} | | | 300 | ns |
| $\overline{\text{SCK0}}$ rise, fall time | t _{R2} , t _{F2} | When using external device expansion function | | | 160 | ns |
| | | When not using external device expansion function | | | 1000 | ns |

Note C is the SO0 output line load capacitance.



(iii) SBI mode ($\overline{\text{SCK0}}$... internal clock output)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|--|-------------------|---|---|------|------|------|
| $\overline{\text{SCK0}}$ cycle time | t_{KCY3} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 3200 | | | ns |
| $\overline{\text{SCK0}}$ high-/low-level width | t_{KH3} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | $t_{\text{KCY3}}/2 - 50$ | | | ns |
| | t_{KL3} | | $t_{\text{KCY3}}/2 - 150$ | | | ns |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$) | t_{SIK3} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 100 | | | ns |
| | | | 300 | | | ns |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$) | t_{KSI3} | | $t_{\text{KCY3}}/2$ | | | ns |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | t_{KSO3} | R = 1 kΩ, C = 100 pF ^{Note} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 0 | 250 | ns |
| | | | | 0 | 1000 | ns |
| SB0, SB1↓ from $\overline{\text{SCK0}}\uparrow$ | t_{KSB} | | t_{KCY3} | | | ns |
| $\overline{\text{SCK0}}\downarrow$ from SB0, SB1↓ | t_{SBK} | | t_{KCY3} | | | ns |
| SB0, SB1 high-level width | t_{SBH} | | t_{KCY3} | | | ns |
| SB0, SB1 low-level width | t_{SBL} | | t_{KCY3} | | | ns |

Note R and C are the $\overline{\text{SCK0}}$, SB0, and SB1 output line load resistance and load capacitance.

(iv) SBI mode ($\overline{\text{SCK0}}$... external clock input)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|--|--------------------------------------|---|---|------|------|------|
| $\overline{\text{SCK0}}$ cycle time | t_{KCY4} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 3200 | | | ns |
| $\overline{\text{SCK0}}$ high-/low-level width | t_{KH4} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 400 | | | ns |
| | t_{KL4} | | 1600 | | | ns |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$) | t_{SIK4} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 100 | | | ns |
| | | | 300 | | | ns |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$) | t_{KSI4} | | $t_{\text{KCY4}}/2$ | | | ns |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | t_{KSO4} | R = 1 kΩ, C = 100 pF ^{Note} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 0 | 300 | ns |
| | | | | 0 | 1000 | ns |
| SB0, SB1↓ from $\overline{\text{SCK0}}\uparrow$ | t_{KSB} | | t_{KCY4} | | | ns |
| $\overline{\text{SCK0}}\downarrow$ from SB0, SB1↓ | t_{SBK} | | t_{KCY4} | | | ns |
| SB0, SB1 high-level width | t_{SBH} | | t_{KCY4} | | | ns |
| SB0, SB1 low-level width | t_{SBL} | | t_{KCY4} | | | ns |
| $\overline{\text{SCK0}}$ rise, fall time | t_{R4} , t_{F4} | When using external device expansion function | | | 160 | ns |
| | | When not using external device expansion function | | | 1000 | ns |

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.



(v) 2-wire serial I/O mode ($\overline{\text{SCK0}}$... internal clock output)

| Parameter | Symbol | Test Conditions | | MIN. | TYP. | MAX. | Unit | |
|--|------------------|---|---|--------------------------|------|------|------|----|
| $\overline{\text{SCK0}}$ cycle time | t_{CY5} | R = 1 kΩ, C = 100 pF ^{Note} | | 1600 | | | ns | |
| $\overline{\text{SCK0}}$ high-level width | t_{H5} | | | $t_{\text{CY5}}/2 - 160$ | | | ns | |
| $\overline{\text{SCK0}}$ low-level width | t_{L5} | | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | $t_{\text{CY5}}/2 - 50$ | | | ns | |
| | | | | $t_{\text{CY5}}/2 - 100$ | | | ns | |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$) | t_{S15} | | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | | 300 | | | ns |
| | | | | | 350 | | | ns |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$) | t_{S15} | | | | 600 | | | ns |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | t_{SO5} | | | 0 | | 300 | ns | |

Note R and C are the $\overline{\text{SCK0}}$, SB0, and SB1 output line load resistance and load capacitance.

(vi) 2-wire serial I/O mode ($\overline{\text{SCK0}}$... external clock input)

| Parameter | Symbol | Test Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-------------------------------------|---|---|--------------------|------|------|------|
| $\overline{\text{SCK0}}$ cycle time | t_{CY6} | | | 1600 | | | ns |
| $\overline{\text{SCK0}}$ high-level width | t_{H6} | | | 650 | | | ns |
| $\overline{\text{SCK0}}$ low-level width | t_{L6} | | | 800 | | | ns |
| SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$) | t_{S16} | | | 100 | | | ns |
| SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$) | t_{S16} | | | $t_{\text{CY6}}/2$ | | | ns |
| SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$ | t_{SO6} | R = 1 kΩ, C = 100 pF ^{Note} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 0 | | 300 | ns |
| | | | | 0 | | 500 | ns |
| $\overline{\text{SCK0}}$ rise, fall time | $t_{\text{R6}},$ t_{F6} | When using external device expansion function | | | | 160 | ns |
| | | When not using external device expansion function | | | | 1000 | ns |

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.



(b) Serial interface channel 1

(i) 3-wire serial I/O mode ($\overline{\text{SCK1}}$... internal clock output)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|-------------------|---|--------------------------|------|------|------|
| $\overline{\text{SCK1}}$ cycle time | t_{CY7} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK1}}$ high-/low-level width | t_{KH7} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | $t_{\text{CY7}}/2 - 50$ | | | ns |
| | t_{KL7} | | $t_{\text{CY7}}/2 - 100$ | | | ns |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$) | t_{SIK7} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 100 | | | ns |
| | | | 150 | | | ns |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$) | t_{KSI7} | | 400 | | | ns |
| SO1 output delay time from $\overline{\text{SCK1}}\downarrow$ | t_{KSO7} | $C = 100 \text{ pF}^{\text{Note}}$ | | | 300 | ns |

Note C is the $\overline{\text{SCK1}}$ and SO1 output line load capacitance.

(ii) 3-wire serial I/O mode ($\overline{\text{SCK1}}$... external clock input)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------------------------------------|---|------|------|------|------|
| $\overline{\text{SCK1}}$ cycle time | t_{CY8} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK1}}$ high-/low-level width | t_{KH8} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 400 | | | ns |
| | t_{KL8} | | 800 | | | ns |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$) | t_{SIK8} | | 100 | | | ns |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$) | t_{KSI8} | | 400 | | | ns |
| SO1 output delay time from $\overline{\text{SCK1}}\downarrow$ | t_{KSO8} | $C = 100 \text{ pF}^{\text{Note}}$ | | | 300 | ns |
| $\overline{\text{SCK1}}$ rise, fall time | t_{R8} , t_{F8} | When using external device expansion function | | | 160 | ns |
| | | When not using external device expansion function | | | 1000 | ns |

Note C is the SO1 output line load capacitance.



(iii) Automatic transmission/reception function 3-wire serial I/O mode ($\overline{\text{SCK1}}$... internal clock output)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|-------------------|---|---------------------------|------|---------------------------|------|
| $\overline{\text{SCK1}}$ cycle time | t_{KCY9} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK1}}$ high-/low-level width | t_{KH9} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | $t_{\text{KCY9}}/2 - 50$ | | | ns |
| | t_{KL9} | | $t_{\text{KCY9}}/2 - 100$ | | | ns |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$) | t_{SIK9} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 100 | | | ns |
| | | | 150 | | | ns |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$) | t_{KSI9} | | 400 | | | ns |
| SO1 output delay time from $\overline{\text{SCK1}}\downarrow$ | t_{KSO9} | $C = 100 \text{ pF}^{\text{Note}}$ | | | 300 | ns |
| STB \uparrow from $\overline{\text{SCK1}}\uparrow$ | t_{SBD} | | $t_{\text{KCY9}}/2 - 100$ | | $t_{\text{KCY9}}/2 + 100$ | ns |
| Strobe signal high-level width | t_{SBW} | | $t_{\text{KCY9}} - 30$ | | $t_{\text{KCY9}} + 30$ | ns |
| Busy signal setup time (to busy signal detection timing) | t_{BYS} | | 100 | | | ns |
| Busy signal hold time (from busy signal detection timing) | t_{BYH} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 100 | | | ns |
| | | | 150 | | | ns |
| $\overline{\text{SCK1}}\downarrow$ from busy inactive | t_{SPS} | | | | $2t_{\text{KCY9}}$ | ns |

Note C is the $\overline{\text{SCK1}}$ and SO1 output line load capacitance.

(iv) Automatic transmission/reception function 3-wire serial I/O mode ($\overline{\text{SCK1}}$... external clock input)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|--|---|------|------|------|------|
| $\overline{\text{SCK1}}$ cycle time | t_{KCY10} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK1}}$ high-/low-level width | t_{KH10} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 400 | | | ns |
| | t_{KL10} | | 800 | | | ns |
| SI1 setup time (to $\overline{\text{SCK1}}\uparrow$) | t_{SIK10} | | 100 | | | ns |
| SI1 hold time (from $\overline{\text{SCK1}}\uparrow$) | t_{KSI10} | | 400 | | | ns |
| SO1 output delay time from $\overline{\text{SCK1}}\downarrow$ | t_{KSO10} | $C = 100 \text{ pF}^{\text{Note}}$ | | | 300 | ns |
| $\overline{\text{SCK1}}$ rise, fall time | t_{R10} , t_{F10} | When using external device expansion function | | | 160 | ns |
| | | When not using external device expansion function | | | 1000 | ns |

Note C is the SO1 output line load capacitance.



(c) Serial interface channel 2

(i) 3-wire serial I/O mode ($\overline{\text{SCK2}}$... internal clock output)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------------------|---|----------------------------|------|------|------|
| $\overline{\text{SCK2}}$ cycle time | t_{KCY11} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 1600 | | | ns |
| $\overline{\text{SCK2}}$ high-/low-level width | t_{KH11} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | $t_{\text{KCY11}}/2 - 50$ | | | ns |
| | t_{KL11} | | $t_{\text{KCY11}}/2 - 100$ | | | ns |
| SI2 setup time (to $\overline{\text{SCK2}}\uparrow$) | t_{SIK11} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 100 | | | ns |
| | | | 150 | | | ns |
| SI2 hold time (from $\overline{\text{SCK2}}\uparrow$) | t_{KSI11} | | 400 | | | ns |
| SO2 output delay time from $\overline{\text{SCK2}}\downarrow$ | t_{KSO11} | $C = 100 \text{ pF}^{\text{Note}}$ | | | 300 | ns |

Note C is the $\overline{\text{SCK2}}$ and SO2 output line load capacitance.

(ii) UART mode (Dedicated baud rate generator output)


| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---|------|------|-------|------|
| Transfer rate | | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | | | 78125 | bps |
| | | | | | 39063 | bps |

(iii) UART mode (External clock input)



| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------|--|---|------|------|-------|------|
| ASCK cycle time | t_{KCY12} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 800 | | | ns |
| | | | 1600 | | | ns |
| ASCK high-/low-level width | t_{KH12} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | 400 | | | ns |
| | t_{KL12} | | 800 | | | ns |
| Transfer rate | | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$ | | | 39063 | bps |
| | | | | | 19531 | bps |
| ASCK rise, fall time | t_{R12} , t_{F12} | $V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$, when not using external device expansion function | | | 1000 | ns |
| | | | | | 160 | ns |





AC Timing Test Point (Excluding X1, XT1 Inputs)



Clock Timing




TI Timing




Read/Write Operations


External fetch (no wait):




External fetch (wait insertion):



External data access (no wait):




External data access (wait insertion):




Serial Transfer Timing

3-wire serial I/O mode:




Remark $m = 1, 2, 7, 8, 11$
 $n = 2, 8$


SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:



Automatic transmission/reception function 3-wire serial I/O mode:




Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



Note The signal is not actually low here, but is represented this way to show the timing.



UART mode (external clock input):



A/D Converter Characteristics (T_A = -40 to +85°C, AV_{DD} = V_{DD} = 2.7 to 6.0 V, AV_{SS} = V_{SS} = 0 V)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------------------|---|--------------------|------|--------------------|------|
| Resolution | | | 8 | 8 | 8 | bit |
| Total error ^{Note} | | 2.7 V ≤ AV _{REF0} ≤ AV _{DD} | | | 1.4 | % |
| Conversion time | t _{CONV} | | 19.1 | | 200 | μs |
| Sampling time | t _{SAMP} | | 12/f _{XX} | | | μs |
| Analog input voltage | V _{IAN} | | AV _{SS} | | AV _{REF0} | V |
| Reference voltage | AV _{REF0} | | 2.7 | | AV _{DD} | V |
| AV _{REF0} to AV _{SS} resistance | RA _{IREF0} | | 4 | 14 | | kΩ |

Note Excluding quantization error (±1/2LSB). Shown as a percentage of the full scale value.

Caution For pins which also function as port pins (see 2.1 Pins in Normal Operating Mode (1) Port pins), do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept.

<1> Rewrite the output latch while the pin is used as a port pin.

<2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.

- Remarks**
1. f_{XX} : Main system clock frequency (fx or fx/2)
 2. fx : Main system clock oscillation frequency

D/A Converter Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 6.0 V, AV_{SS} = V_{SS} = 0 V)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------------------|--------------------------------------|------------------------------------|------|-----------------|------|
| Resolution | | | | | 8 | bit |
| Total error | | R = 2 MΩ ^{Note 1} | | | 1.2 | % |
| | | R = 4 MΩ ^{Note 1} | | | 0.8 | % |
| | | R = 10 MΩ ^{Note 1} | | | 0.6 | % |
| Settling time | | C = 30 pF ^{Note 1} | 4.5 V ≤ AV _{REF1} ≤ 6.0 V | | 10 | μs |
| | | | 2.7 V ≤ AV _{REF1} < 4.5 V | | 15 | μs |
| Output resistance | R _O | Note 2 | | 10 | | kΩ |
| Analog reference voltage | AV _{REF1} | | 2.0 | | V _{DD} | V |
| AV _{REF1} to AV _{SS} resistance | RA _{IREF1} | DACS0, DACS1 = 55H ^{Note 2} | 4 | 8 | | kΩ |

- Notes**
1. R and C are the D/A converter output pin load resistance and load capacitance.
 2. Value for one D/A converter channel

Remark DACS0, DACS1 : D/A conversion value setting register 0, 1




Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to +85°C)

| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|-------------------|---|------|---------------------------------|------|------|
| Data retention supply voltage | V _{DDDR} | | 1.8 | | 6.0 | V |
| Data retention supply current | I _{DDDR} | V _{DDDR} = 1.8 V Subsystem clock stopped, feedback resistor disconnected | | 0.1 | 10 | μA |
| Release signal setup time | t _{SREL} | | 0 | | | μs |
| Oscillation stabilization wait time | t _{WAIT} | Release by $\overline{\text{RESET}}$ | | 2 ¹⁷ /f _x | | ms |
| | | Release by interrupt | | Note | | ms |


Note 2¹²/f_{xx}, or 2¹⁴/f_{xx} through 2¹⁷/f_{xx} can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS).

Remark f_{xx} : Main system clock frequency (f_x or f_x/2)
f_x : Main system clock oscillation frequency


Data Retention Timing (STOP mode release by $\overline{\text{RESET}}$)




Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)



Interrupt Input Timing



RESET Input Timing



PROM PROGRAMMING CHARACTERISTICS

DC Characteristics

(1) PROM Write Mode ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 6.5 \pm 0.25\text{ V}$, $V_{PP} = 12.5 \pm 0.3\text{ V}$)

| Parameter | Symbol | Symbol ^{Note} | Test Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------|----------|------------------------|-----------------------------|----------------|------|--------------|------|
| Input voltage, high | V_{IH} | V_{IH} | | $0.7 V_{DD}$ | | V_{DD} | V |
| Input voltage, low | V_{IL} | V_{IL} | | 0 | | $0.3 V_{DD}$ | V |
| Output voltage, high | V_{OH} | V_{OH} | $I_{OH} = -1\text{ mA}$ | $V_{DD} - 1.0$ | | | V |
| Output voltage, low | V_{OL} | V_{OL} | $I_{OL} = 1.6\text{ mA}$ | | | 0.4 | V |
| Input leakage current | I_{LI} | I_{LI} | $0 \leq V_{IN} \leq V_{DD}$ | -10 | | +10 | μA |
| V_{PP} supply voltage | V_{PP} | V_{PP} | | 12.2 | 12.5 | 12.8 | V |
| V_{DD} supply voltage | V_{DD} | V_{CC} | | 6.25 | 6.5 | 6.75 | V |
| V_{PP} supply current | I_{PP} | I_{PP} | $\overline{PGM} = V_{IL}$ | | | 50 | mA |
| V_{DD} supply current | I_{DD} | I_{CC} | | | | 50 | mA |

(2) PROM Read Mode ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 5.0 \pm 0.5\text{ V}$, $V_{PP} = V_{DD} \pm 0.6\text{ V}$)

| Parameter | Symbol | Symbol ^{Note} | Test Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------|-----------|------------------------|---|----------------|----------|----------------|------|
| Input voltage, high | V_{IH} | V_{IH} | | $0.7 V_{DD}$ | | V_{DD} | V |
| Input voltage, low | V_{IL} | V_{IL} | | 0 | | $0.3 V_{DD}$ | V |
| Output voltage, high | V_{OH1} | V_{OH1} | $I_{OH} = -1\text{ mA}$ | $V_{DD} - 1.0$ | | | V |
| | V_{OH2} | V_{OH2} | $I_{OH} = -100\ \mu\text{A}$ | $V_{DD} - 0.5$ | | | V |
| Output voltage, low | V_{OL} | V_{OL} | $I_{OL} = 1.6\text{ mA}$ | | | 0.4 | V |
| Input leakage current | I_{LI} | I_{LI} | $0 \leq V_{IN} \leq V_{DD}$ | -10 | | +10 | μA |
| Output leakage current | I_{LO} | I_{LO} | $0 \leq V_{OUT} \leq V_{DD}$, $\overline{OE} = V_{IH}$ | -10 | | +10 | μA |
| V_{PP} supply voltage | V_{PP} | V_{PP} | | $V_{DD} - 0.6$ | V_{DD} | $V_{DD} + 0.6$ | V |
| V_{DD} supply voltage | V_{DD} | V_{CC} | | 4.5 | 5.0 | 5.5 | V |
| V_{PP} supply current | I_{PP} | I_{PP} | $V_{PP} = V_{DD}$ | | | 100 | μA |
| V_{DD} supply current | I_{DD} | I_{CCA1} | $\overline{CE} = V_{IL}$, $V_{IN} = V_{IH}$ | | | 50 | mA |

Note Corresponding symbols for the μPD27C1001A.



AC Characteristics

(1) PROM Write Mode

(a) Page program mode ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 6.5 \pm 0.25\text{ V}$, $V_{PP} = 12.5 \pm 0.3\text{ V}$)

| Parameter | Symbol | Symbol ^{Note} | Test Conditions | MIN. | TYP. | MAX. | Unit |
|--|------------|------------------------|-----------------|-------|------|-------|---------------|
| Address setup time (to $\overline{\text{OE}}\downarrow$) | t_{AS} | t_{AS} | | 2 | | | μs |
| $\overline{\text{OE}}$ setting time | t_{OES} | t_{OES} | | 2 | | | μs |
| $\overline{\text{CE}}$ setup time (to $\overline{\text{OE}}\downarrow$) | t_{CES} | t_{CES} | | 2 | | | μs |
| Input data setup time (to $\overline{\text{OE}}\downarrow$) | t_{DS} | t_{DS} | | 2 | | | μs |
| Address hold time (from $\overline{\text{OE}}\uparrow$) | t_{AH} | t_{AH} | | 2 | | | μs |
| | t_{AHL} | t_{AHL} | | 2 | | | μs |
| | t_{AHV} | t_{AHV} | | 0 | | | μs |
| Input data hold time (from $\overline{\text{OE}}\uparrow$) | t_{DH} | t_{DH} | | 2 | | | μs |
| Data output float delay time from $\overline{\text{OE}}\uparrow$ | t_{DF} | t_{DF} | | 0 | | 250 | ns |
| V_{PP} setup time (to $\overline{\text{OE}}\downarrow$) | t_{VPS} | t_{VPS} | | 1.0 | | | ms |
| V_{DD} setup time (to $\overline{\text{OE}}\downarrow$) | t_{VDS} | t_{VCS} | | 1.0 | | | ms |
| Program pulse width | t_{PW} | t_{PW} | | 0.095 | 0.1 | 0.105 | ms |
| Valid data delay time from $\overline{\text{OE}}\downarrow$ | t_{OE} | t_{OE} | | | | 1 | μs |
| $\overline{\text{OE}}$ pulse width during data latching | t_{LW} | t_{LW} | | 1 | | | μs |
| $\overline{\text{PGM}}$ setting time | t_{PGMS} | t_{PGMS} | | 2 | | | μs |
| $\overline{\text{CE}}$ hold time | t_{CEH} | t_{CEH} | | 2 | | | μs |
| $\overline{\text{OE}}$ hold time | t_{OEH} | t_{OEH} | | 2 | | | μs |

(b) Byte program mode ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 6.5 \pm 0.25\text{ V}$, $V_{PP} = 12.5 \pm 0.3\text{ V}$)

| Parameter | Symbol | Symbol ^{Note} | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|-----------|------------------------|-----------------|-------|------|-------|---------------|
| Address setup time (to $\overline{\text{PGM}}\downarrow$) | t_{AS} | t_{AS} | | 2 | | | μs |
| $\overline{\text{OE}}$ setting time | t_{OES} | t_{OES} | | 2 | | | μs |
| $\overline{\text{CE}}$ setup time (to $\overline{\text{PGM}}\downarrow$) | t_{CES} | t_{CES} | | 2 | | | μs |
| Input data setup time (to $\overline{\text{PGM}}\downarrow$) | t_{DS} | t_{DS} | | 2 | | | μs |
| Address hold time (from $\overline{\text{OE}}\uparrow$) | t_{AH} | t_{AH} | | 2 | | | μs |
| Input data hold time (from $\overline{\text{PGM}}\uparrow$) | t_{DH} | t_{DH} | | 2 | | | μs |
| Data output float delay time from $\overline{\text{OE}}\uparrow$ | t_{DF} | t_{DF} | | 0 | | 250 | ns |
| V_{PP} setup time (to $\overline{\text{PGM}}\downarrow$) | t_{VPS} | t_{VPS} | | 1.0 | | | ms |
| V_{DD} setup time (to $\overline{\text{PGM}}\downarrow$) | t_{VDS} | t_{VCS} | | 1.0 | | | ms |
| Program pulse width | t_{PW} | t_{PW} | | 0.095 | 0.1 | 0.105 | ms |
| Valid data delay time from $\overline{\text{OE}}\downarrow$ | t_{OE} | t_{OE} | | | | 1 | μs |
| $\overline{\text{OE}}$ hold time | t_{OEH} | — | | 2 | | | μs |

Note Corresponding symbols for the μPD27C1001A.



(2) PROM Read Mode ($T_A = 25 \pm 5^\circ\text{C}$, $V_{DD} = 5.0 \pm 0.5\text{ V}$, $V_{PP} = V_{DD} \pm 0.6\text{ V}$)

| Parameter | Symbol | Symbol ^{Note} | Test Conditions | MIN. | TYP. | MAX. | Unit |
|---|-----------|------------------------|--|------|------|------|------|
| Data output delay time from address | t_{ACC} | t_{ACC} | $\overline{CE} = \overline{OE} = V_{IL}$ | | | 800 | ns |
| Data output delay time from $\overline{CE}\downarrow$ | t_{CE} | t_{CE} | $\overline{OE} = V_{IL}$ | | | 800 | ns |
| Data output delay time from $\overline{OE}\downarrow$ | t_{OE} | t_{OE} | $\overline{CE} = V_{IL}$ | | | 200 | ns |
| Data output float delay time from $\overline{OE}\uparrow$ | t_{DF} | t_{DF} | $\overline{CE} = V_{IL}$ | 0 | | 60 | ns |
| Data hold time from address | t_{OH} | t_{OH} | $\overline{CE} = \overline{OE} = V_{IL}$ | 0 | | | ns |


Note Corresponding symbols for the μPD27C1001A.

(3) PROM Programming Mode Setting ($T_A = 25^\circ\text{C}$, $V_{SS} = 0\text{ V}$)


| Parameter | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------|-----------------|------|------|------|------|
| PROM programming mode setup time | t_{SMA} | | 10 | | | μs |



PROM Write Mode Timing (page program mode)




PROM Write Mode Timing (byte program mode)



- Cautions**
1. V_{DD} should be applied before V_{PP}, and removed after V_{PP}.
 2. V_{PP} must not exceed +13.5 V including overshoot.
 3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V_{PP}.


PROM Read Mode Timing



- Notes**
1. If you want to read within the t_{ACC} range, make the OE input delay time from the fall of CE a maximum of $t_{ACC} - t_{OE}$.
 2. t_{DF} is the time from when either OE or CE first reaches V_{IH}.




PROM Programming Mode Setting Timing




8. PACKAGE DRAWINGS

Package Drawing of μPD78P058FGC-3B9

80 PIN PLASTIC QFP (14×14)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| A | 17.2±0.4 | 0.677±0.016 |
| B | 14.0±0.2 | 0.551 ^{+0.009} _{-0.008} |
| C | 14.0±0.2 | 0.551 ^{+0.009} _{-0.008} |
| D | 17.2±0.4 | 0.677±0.016 |
| F | 0.825 | 0.032 |
| G | 0.825 | 0.032 |
| H | 0.30±0.10 | 0.012 ^{+0.004} _{-0.005} |
| I | 0.13 | 0.005 |
| J | 0.65 (T.P.) | 0.026 (T.P.) |
| K | 1.6±0.2 | 0.063±0.008 |
| L | 0.8±0.2 | 0.031 ^{+0.009} _{-0.008} |
| M | 0.15 ^{+0.10} _{-0.05} | 0.006 ^{+0.004} _{-0.003} |
| N | 0.10 | 0.004 |
| P | 2.7 | 0.106 |
| Q | 0.1±0.1 | 0.004±0.004 |
| R | 5°±5° | 5°±5° |
| S | 3.0 MAX. | 0.119 MAX. |


S80GC-65-3B9-4



Dimensions and materials of ES product are the same as those of mass-production products.

Package Drawing of μPD78P058FGC-8BT

80 PIN PLASTIC QFP (14×14)



NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|--|---|
| A | 17.20±0.20 | 0.677±0.008 |
| B | 14.00±0.20 | 0.551 ^{+0.009} _{-0.008} |
| C | 14.00±0.20 | 0.551 ^{+0.009} _{-0.008} |
| D | 17.20±0.20 | 0.677±0.008 |
| F | 0.825 | 0.032 |
| G | 0.825 | 0.032 |
| H | 0.32±0.06 | 0.013 ^{+0.002} _{-0.003} |
| I | 0.13 | 0.005 |
| J | 0.65 (T.P.) | 0.026 (T.P.) |
| K | 1.60±0.20 | 0.063±0.008 |
| L | 0.80±0.20 | 0.031 ^{+0.009} _{-0.008} |
| M | 0.17 ^{+0.03} _{-0.07} | 0.007 ^{+0.001} _{-0.003} |
| N | 0.10 | 0.004 |
| P | 1.40±0.10 | 0.055±0.004 |
| Q | 0.125±0.075 | 0.005±0.003 |
| R | 3° ^{+7°} _{-3°} | 3° ^{+7°} _{-3°} |
| S | 1.70 MAX. | 0.067 MAX. |

P80GC-65-8BT



9. RECOMMENDED SOLDERING CONDITIONS

The μPD78P058F should be soldered and mounted under the conditions recommended below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

Table 9-1. Surface Mount Type Soldering Conditions (1/2)

(1) μPD78P058FGC-3B9 : 80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm)

| Soldering Method | Soldering Conditions | Symbol |
|---------------------|--|------------|
| Infrared reflow | Package peak temperature: 235°C, Reflow time: 30 seconds or below (210°C or higher), Number of reflow processes: 3 max., Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 20 hours) | IR35-207-3 |
| VPS | Package peak temperature: 215°C, Reflow time: 40 seconds or below (200°C or higher), Number of reflow processes: 3 max., Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 20 hours) | VP15-207-3 |
| Wave soldering | Solder temperature: 260°C or below, Flow time: 10 seconds or below, Number of flow processes: 1, Preheating temperature: 120°C or below (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 20 hours) | WS60-207-1 |
| Pin partial heating | Pin temperature: 300°C or below, Time: 3 seconds or below (per side of device) | — |

Note The number of days for storage after the dry pack has been opened. Storage conditions are 25°C and 65% RH max.

Caution Use of more than one soldering method should be avoided (except the pin partial heating method).



Table 9-1. Surface Mount Type Soldering Conditions (2/2)

★ (2) μPD78P058FGC-8BT : 80-pin plastic QFP (14 × 14 mm, Resin thickness: 1.4 mm)

| Soldering Method | Soldering Conditions | Symbol |
|---------------------|--|------------|
| Infrared reflow | Package peak temperature: 235°C, Reflow time: 30 seconds or below (210°C or higher), Number of reflow processes: 2 max., Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) | IR35-107-2 |
| VPS | Package peak temperature: 215°C, Reflow time: 40 seconds or below (200°C or higher), Number of reflow processes: 2 max., Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) | VP15-107-2 |
| Wave soldering | Solder temperature: 260°C or below, Flow time: 10 seconds or below, Number of flow processes: 1, Preheating temperature: 120°C or below (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebaking is necessary at 125°C for 10 hours) | WS60-107-1 |
| Pin partial heating | Pin temperature: 300°C or below, Time: 3 seconds or below (per side of device) | — |

Note The number of days for storage after the dry pack has been opened. Storage conditions are 25°C and 65% RH max.

Caution Use of more than one soldering method should be avoided (except the pin partial heating method).



APPENDIX A. DEVELOPMENT TOOLS

The following support tools are available for system development using the μPD78P058F.

Language Processing Software

| | |
|---------------------------------------|--|
| RA78K/0 ^{Notes 1, 2, 3, 4} | 78K/0 Series common assembler package |
| CC78K/0 ^{Notes 1, 2, 3, 4} | 78K/0 Series common C compiler package |
| DF78054 ^{Notes 1, 2, 3, 4} | μPD78054 Subseries common device file |
| CC78K/0-L ^{Notes 1, 2, 3, 4} | 78K/0 Series common C compiler library source file |

PROM Writing Tools

| | |
|--|---|
| PG-1500 | PROM programmer |
| PA-78P054GC | Programmer adapter connected to a PG-1500 |
| PG-1500 controller ^{Notes 1, 2} | PG-1500 control program |

Debugging Tools

| | | |
|---|---|---|
| | IE-78000-R | 78K/0 Series common in-circuit emulator |
| | IE-78000-R-A | 78K/0 Series common in-circuit emulator (for integrated debugger) |
| | IE-78000-R-BK | 78K/0 Series common break board |
| | IE-78064-R-EM ^{Note 8} | Emulation board common to μPD78064 Subseries |
| ★ | IE-780308-R-EM | Emulation board common to μPD780308 Subseries |
| ★ | IE-78000-R-SV3 | Interface adapter and cable (for IE-78000-R-A) when using EWS as a host machine |
| ★ | IE-70000-98-IF-B | Interface adapter (for IE-78000-R-A) when using PC-9800 Series (except notebook type computer) as a host machine |
| ★ | IE-70000-98N-IF | Interface adapter and cable (for IE-78000-R-A) when using PC-9800 Series notebook type computer as a host machine |
| ★ | IE-70000-PC-IF-B | Interface adapter (for IE-78000-R-A) when using IBM PC/AT™ and its compatibles as a host machine |
| | EP-78230GC-R | Emulation probe common to μPD78234 Subseries |
| | EV-9200GC-80 (see Figure A-1) | Socket for mounting on target system board created for 80-pin plastic QFP (GC-3B9, GC-8BT type) |
| | SM78K0 ^{Notes 5, 6, 7} | 78K/0 Series common system simulator |
| | ID78K0 ^{Notes 4, 5, 6, 7} | Integrated debugger for IE-78000-R-A |
| | SD78K/0 ^{Notes 1, 2} | Screen debugger for IE-78000-R |
| | DF78054 ^{Notes 1, 2, 4, 5, 6, 7} | Device file common to μPD78054 Subseries |



Real-Time OS

| | |
|-------------------------------------|---------------------------|
| RX78K/0 ^{Notes 1, 2, 3, 4} | 78K/0 Series real-time OS |
| MX78K0 ^{Notes 1, 2, 3, 4} | 78K/0 Series OS |

Fuzzy Inference Development Support System

| | |
|--|---------------------------------|
| FE9000 ^{Note 1} /FE9200 ^{Note 6} | Fuzzy knowledge data input tool |
| FT9080 ^{Note 1} /FT9085 ^{Note 2} | Translator |
| FI78K0 ^{Notes 1, 2} | Fuzzy inference module |
| FD78K0 ^{Notes 1, 2} | Fuzzy inference debugger |


- Notes**
1. PC-9800 Series (MS-DOS™) based
 2. IBM PC/AT and its compatibles (PC DOS™/IBM DOS™/MS-DOS) based
 3. HP9000 Series 300™ (HP-UXTM) based
 4. HP9000 Series 700™ (HP-UX) based, SPARCstation™ (SunOS™) based, EWS4800 Series (EWS-UX/V) based
 5. PC-9800 Series (MS-DOS + Windows™) based
 6. IBM PC/AT and its compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based
 7. NEWS™ (NEWS-OS™) based
 8. Maintenance product

- Remarks**
1. For third party development tools, see **78K/0 Series Selection Guide (U11126E)**.
 2. The RA78K/0, CC78K/0, SM78K0, ID78K0, SD78K/0, and RX78K/0 are used in combination with the DF78054.



★ Drawing of Conversion Socket (EV-9200GC-80) and Recommended Footprint

Figure A-1. Drawing of EV-9200GC-80 (for Reference only)




EV-9200GC-80-G1E

| ITEM | MILLIMETERS | INCHES |
|------|-------------|-----------|
| A | 18.0 | 0.709 |
| B | 14.4 | 0.567 |
| C | 14.4 | 0.567 |
| D | 18.0 | 0.709 |
| E | 4-C 2.0 | 4-C 0.079 |
| F | 0.8 | 0.031 |
| G | 6.0 | 0.236 |
| H | 16.0 | 0.63 |
| I | 18.7 | 0.736 |
| J | 6.0 | 0.236 |
| K | 16.0 | 0.63 |
| L | 18.7 | 0.736 |
| M | 8.2 | 0.323 |
| N | 8.0 | 0.315 |
| O | 2.5 | 0.098 |
| P | 2.0 | 0.079 |
| Q | 0.35 | 0.014 |
| R | φ2.3 | φ0.091 |
| S | φ1.5 | φ0.059 |



Figure A-2. Recommended Footprint of EV-9200GC-80 (for Reference only)



EV-9200GC-80-P1E

| ITEM | MILLIMETERS | INCHES |
|------|--|--|
| A | 19.7 | 0.776 |
| B | 15.0 | 0.591 |
| C | $0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$ | $0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$ |
| D | $0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$ | $0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$ |
| E | 15.0 | 0.591 |
| F | 19.7 | 0.776 |
| G | 6.0 ± 0.05 | $0.236^{+0.003}_{-0.002}$ |
| H | 6.0 ± 0.05 | $0.236^{+0.003}_{-0.002}$ |
| I | 0.35 ± 0.02 | $0.014^{+0.001}_{-0.001}$ |
| J | $\phi 2.36 \pm 0.03$ | $\phi 0.093^{+0.001}_{-0.002}$ |
| K | $\phi 2.3$ | $\phi 0.091$ |
| L | $\phi 1.57 \pm 0.03$ | $\phi 0.062^{+0.001}_{-0.002}$ |

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).



APPENDIX B. RELATED DOCUMENTS

Device Documents

| Document Name | Document No. (English) | Document No. (Japanese) |
|---|---------------------------|----------------------------|
| μ PD78058F, 78058FY Subseries User's Manual | U12068E | U12068J |
| μ PD78P058F Data Sheet | This document | U11796J |
| μ PD78056F, 78058F Data Sheet | U11795E | U11795J |
| 78K/0 Series User's Manual Instructions | U12326E | U12326J |
| 78K/0 Series Instruction Set | — | U10904J |
| 78K/0 Series Instruction Table | — | U10903J |

Caution The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.



Development Tool Documents (User's Manual)

| Document Name | | Document No. (English) | Document No. (Japanese) |
|--|--|---------------------------|----------------------------|
| RA78K Series Assembler Package | Operation | EEU-1399 | EEU-809 |
| | Language | EEU-1404 | EEU-815 |
| RA78K Series Structured Assembler Preprocessor | | EEU-1402 | U12323J |
| ★ RA78K0 Assembler Package | Operation | U11802E | U11802J |
| | Assembly Language | U11801E | U11801J |
| | Structured Assembly Language | U11789E | U11789J |
| CC78K Series C Compiler | Operation | EEU-1280 | EEU-656 |
| | Language | EEU-1284 | EEU-655 |
| CC78K0 C Compiler | Operation | U11517E | U11517J |
| | Language | U11518E | U11518J |
| CC78K/0 C Compiler Application Note | Programming Know-how | EEA-1208 | EEA-618 |
| CC78K Series Library Source File | | — | U12322J |
| PG-1500 PROM Programmer | | EEU-1335 | U11940J |
| PG-1500 Controller PC-9800 Series (MS-DOS) based | | EEU-1291 | EEU-704 |
| PG-1500 Controller IBM PC Series (PC DOS) based | | U10540E | EEU-5008 |
| IE-78000-R | | U11376E | U11376J |
| IE-78000-R-A | | U10057E | U10057J |
| IE-78000-R-BK | | EEU-1427 | EEU-867 |
| IE-78064-R-EM | | EEU-1443 | EEU-905 |
| ★ IE-780308-R-EM | | U11362E | U11362J |
| EP-78230 | | EEU-1515 | EEU-985 |
| SM78K0 System Simulator Windows based | Reference | U10181E | U10181J |
| SM78K Series System Simulator | External Part User Open Interface Specifications | U10092E | U10092J |
| ID78K0 Integrated Debugger EWS based | Reference | — | U11151J |
| ID78K0 Integrated Debugger PC based | Reference | U11539E | U11539J |
| ID78K0 Integrated Debugger Windows based | Guide | U11649E | U11649J |
| SD78K/0 Screen Debugger | Introduction | — | EEU-852 |
| PC-9800 Series (MS-DOS) based | Reference | — | U10952J |
| SD78K/0 Screen Debugger | Introduction | U10539E | EEU-5024 |
| IBM PC/AT (PC DOS) based | Reference | U11279E | U11279J |

Caution The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.



Embedded Software Documents (User's Manual)

| Document Name | | Document No. (English) | Document No. (Japanese) |
|---|--------------|---------------------------|----------------------------|
| 78K/0 Series Real-time OS | Basics | U11537E | U11537J |
| | Installation | U11536E | U11536J |
| 78K/0 Series OS MX78K0 | Basics | U12257E | U12257J |
| Fuzzy Knowledge Data Input Tools | | EEU-1438 | EEU-829 |
| 78K/0, 78K/II, 87AD Series Fuzzy Inference Development Support System Translator | | EEU-1444 | EEU-862 |
| 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module | | EEU-1441 | EEU-858 |
| 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Debugger | | EEU-1458 | EEU-921 |

Other Documents

| Document Name | Document No. (English) | Document No. (Japanese) |
|---|---------------------------|----------------------------|
| IC Package Manual | C10943X | |
| Semiconductor Device Mounting Technology Manual | C10535E | C10535J |
| Quality Grades on NEC Semiconductor Devices | C11531E | C11531J |
| NEC Semiconductor Device Reliability/Quality Control System | C10983E | C10983J |
| Electrostatic Discharge (ESD) Test | — | MEM-539 |
| Guide to Quality Assurance for Semiconductor Devices | MEI-1202 | C11893J |
| Microcomputer Product Series Guide | — | U11416J |

Caution The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.



NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

