

# IT8871 APPLICATION CIRCUIT V0.3

Page1 : Revision History  
 Page2 : IT8871  
 Page3 : ISA Slot, SM ROM & EEPROM  
 Page4 : PCI Slot  
 Page5 : Parallel Ports  
 Page6 : Socket


## REVISION HISTORY

SCHEMATIC REVISION	PCB REVISION	MODIFICATION ITEMS	DRAWING AND MODIFICATION DESCRIPTION	DATE
IT-88712CG-4IS01 VER01	DK-8871-4IS01			Nov. 18 1999
IT-88712CG-4IS01 VER02	DK-8871-4ID01A	1. Add: RN19, R34, R30 == Pull-up IRQ Signals 2. Add: JP31, JP52 == IC Pin#1, HDMA Address DMA 3. Add: RJP5 == for Memory Write 4. Add: Y3, R33, C71, C72, P20 == 6.2Mhz Crystal 5. Remove: U4 == Change OSC Crystal 6. Remove: R22 == Pull-up IRQ#15ASL 7. Swapping J1B11B12 == Swap MEMV#1/MEMR#1	1. Swap ISA Signals (B11/MEMR#) == B11/MEMV#1/B12/MEMV#1 == B12/MEMR#1 2. Option OSC or Crystal Clock Input 3. Add Jump of Memory Write 4. Add Jump of HDMA 5. Modify IRQ# Pull-up Resistor SASL	July 27 2000
IT-8871CG-4IS01 VER03	DK-8871-4ID01A	1. Add: R36, R37, R38 == Pull-down GPIO Signals	1. Pull-Down GPIO Signals for Differentiating 8871's outputs	Oct 24 2000

**Preliminary For Reference Only**



ITE, Inc.		
Title: IT8871 Revision History		
Size: IT-8871-CG-4J-S01 V0.3	Document Number: IT-8871-CG-4J-S01 V0.3	Rev: 0.3
Date: Tuesday, October 24, 2000	Sheet: 1 of 6	





### Reset-Strap Setting





JP2:	Setting	Description
12	OFF	INTA#
34	OFF	SERIRQ#
56	OFF	NO Response or Subtractive Decoding Signature
78	ON	First DEVSEL # with FPGAs
	OFF	Enable SM Bus for ROM Creation
	OFF	Disable SM Bus for ROM Creation
	ON	Reserved




JP5 : Default  
ON : GPIO Group B / Squidfish

### Preliminary For Reference Only


ITE, Inc.	
Title	IT8871
Size	Document Number IT-8871-CG-4J-S01.V0.3
Date	Tuesday, October 24, 2000
Sheet	2 of 6
Rev	0.3




### Optional SM ROM




### Optional EEPROM



### BOOT ROM SETTING





### Optional OSC







### Preliminary For Reference Only

ITE, Inc.	
Title	ISA Slot, SM ROM & EEPROM
Size	Document Number IT-8871-CG-4J-S01 V0.3
Date	Tuesday, October 24, 2000
Sheet	3 of 6
Rev	0.3






Optional for Testing







<b>Preliminary For Reference Only</b>			
TE, Inc.			
Title	PCI Slot		
Size	Document Number	Rev	
	IT-8871-CG-4J-S01 V0.3		0.3
Date:	Tuesday, October 24, 2000	Sheet	4 of 6

# Parallel Port



SD[0..7]	SD[0..7]	2,3,6
SA[0..19]	SA[0..19]	2,3,6
AEN	AEN/IRQ15/P80LA	2,3,6
IOCHRDY	IOCHRDY	2,3,6
RSTDRV	RSTDRV	2,3,6
IOW#	IOW#	2,3,6
IOR#	IOR#	2,3,6
IC	IC/CSD3#	2,3,6
CK24M	CK24M	2,3,6
DACKZ	DACK1/CSD2#	2,3,6
DRQ	DRQ1/IRQ15	2,3,6
CK24ME	CK24ME	2,3,6




- Jumper JP23:
  - 378h 2-3 2-3 2-3
  - EPP 2-3 1-2
  - ECP 1-2 1-2
- Jumper JP25:
  - 278h 1-2 2-3 2-3
  - 268h 2-3 2-3 1-2
  - 26Ch 1-2 2-3 1-2
  - 27Ch 2-3 1-2 1-2
  - Disable 1-2 1-2 2-3
  - 268h 2-3 2-3 1-2
  - 26Ch 1-2 2-3 1-2
  - 27Ch 2-3 1-2 1-2
  - Disable 1-2 1-2 1-2

## Preliminary For Reference Only

TE, Inc.			
Title Parallel Ports			
Size	Document Number IT-8871-CG-4J-S01 V0.3	Rev	0.3
Date	Tuesday, October 24, 2000	Sheet	5 of 6

Notice

\*



**Preliminary For Reference Only**

ITE, Inc.		
File	IT8871 Socket	
Size	Document Number	Rev
	IT-8871-CG-4J-S01 V0.3	0.3
Date:	Tuesday, October 24, 2000	Sheet 6 of 6