

Description

The μ PD8243 and μ PD8243H input/output expander is directly compatible with the μ PD8048 family of single-chip microcomputers. Using NMOS technology the μ PD8243 provides high drive capabilities while requiring only a single +5 V supply voltage.

The μ PD8243 interfaces to the μ PD8048 family through a 4-bit I/O port and offers four 4-bit bidirectional static I/O ports. The ease of expansion allows for multiple μ PD8243s to be added using the bus port.

The bidirectional I/O ports of the μ PD8243 act as an extension of the I/O capabilities of the μ PD8048 microcomputer family. They are accessible with their own ANL, MOV, and ORL instructions.

Another version, μ PD8243H, has less total output current sinking capability than μ PD8243 but is otherwise identical.


Features

- Four 4-bit I/O ports
- High output drive
- Logical AND and OR directly to ports
- Compatible with industry standard 8243
- Direct extension of resident μ PD8048 I/O ports
- Fully compatible with μ PD8048 microcomputer family
- NMOS technology
- Single +5V supply

Ordering Information

Part Number	Package Type
μ PD8243C	24-pin plastic DIP
μ PD8243HC	24-pin plastic DIP

Pin Configuration



Pin Identification

No.	Symbol	Function
1, 21-23	P50-P53	4-bit I/O port 5
2-5	P40-P43	4-bit I/O port 4
6	CS	Chip select input
7	PROG	Clock input
8-11	P20-P23	4-bit I/O CPU interface port 2
12	GND	Ground
13-16	P70-P73	4-bit I/O port 7
17-20	P60-P63	4-bit I/O port 6
24	V _{DD}	+5 V power supply

Absolute Maximum Ratings

T_A = 25°C

Power supply voltage, V _{DD} (to ground)	-0.5 to +7 V
Operating temperature, T _{OP} T	0 to +70°C
Storage temperature, T _{STG}	-65 to +150°C
Power dissipation, P _D	1.0 W

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of the specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Functions

P2₀-P2₃ (Port 2)

A 4-bit bidirectional port which contains the I/O port address and instruction code on a high to low transition of PROG. During a low to high transition of PROG, port 2 contains either the data for a selected output port if a write operation, or the data from a selected output port (before a low to high transition) if a read operation. Data on port 2 may be directly written, read, ANDed, or ORed with previous data.

P4₀-P4₃ (Port 4)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

P5₀-P5₃ (Port 5)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

P6₀-P6₃ (Port 6)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

P7₀-P7₃ (Port 7)

A 4-bit I/O port. May be programmed for input (during read), low impedance latched output (after write), or high impedance (after read).

\overline{CS} (Chip Select)

Chip select input. A high on \overline{CS} inhibits any change of output or internal status.

PROG (Clock Input)

A high to low transition on PROG indicates that the op-code and the addressed port information are available on port 2. A low to high transition indicates that data is available on port 2.


Ground

Ground.

V_{DD} (Power Supply)

+5 V power supply input.

Block Diagram



83-003800B

DC Characteristics

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{DD} = +5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Input voltage high	V_{IH}	2		$V_{DD} + 0.5$	V	
Input voltage low	V_{IL}	-0.5		+0.8	V	
Output voltage high (port 4-7)	V_{OH1}	2.4			V	$I_{OH} = -240\ \mu\text{A}$
Output voltage high (port 2)	V_{OH2}	2.4			V	$I_{OH} = -100\ \mu\text{A}$
Output voltage low (port 4-7)	V_{OL1}		0.45		V	$I_{OL} = 5\ \text{mA}$, (Note 1)
Output voltage low (port 7)	V_{OL2}		1		V	$I_{OL} = 20\ \text{mA}$
Output voltage low (port 2)	V_{OL3}		0.45		V	$I_{OL} = 0.6\ \text{mA}$
Sum of all I_{OL} from 16 outputs (Note 1)	I_{OL}		100		mA	(8243) 5 mA each pin
				80		mA
Input leakage current (port 4-7)	I_{IL1}	-10		20	μA	$V_{IN} = V_{DD}$ to 0 V
Input leakage current (port 2, CS, PROG)	I_{IL2}	-10		10	μA	$V_{IN} = V_{DD}$ to 0 V
V_{DD} supply current	I_{DD}		10	16	mA	

Note:


(1) Refer to graph of current sinking capability.

AC Characteristics

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{DD} = +5\text{V} \pm 10\%$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Code valid before PROG	t_A	100			ns	80 pF load
Code valid after PROG	t_B	60			ns	20 pF load
Data valid before PROG	t_C	200			ns	80 pF load
Data valid after PROG	t_D	20			ns	20 pF load
Port 2 floating after PROG	t_H	0		150	ns	20 pF load
PROG negative pulse width	t_K	700			ns	
Ports 4-7 valid after PROG	t_{PO}			700	ns	100 pF load
Ports 4-7 valid before / after PROG	t_{IP}	100			ns	
Port 2 valid after PROG	t_{ACC}			650	ns	80 pF load
CS valid before / after PROG	t_{CS}	50			ns	


Current Sinking Capability



Note:

This curve plots the guaranteed worst case current sinking capability of any I/O port line versus the total sink current of all pins. The μPD8243 is capable of sinking 5 mA (for $V_{OL} = 0.4\text{V}$) through each of the 16 I/O lines simultaneously. The current sinking curve shows how the individual I/O line drive increases if all the I/O lines are not fully loaded.

Timing Waveform



Functional Description

The I/O capabilities of the μPD8048 family can be enhanced in four I/O port increments of 4-bits each using one or more μPD8243's. These additional I/O lines are addressed as ports 4-7. The following lists the operations which can be performed on ports 4-7.

- Logical AND accumulator to port
- Logical OR accumulator to port
- Transfer port to accumulator
- Transfer accumulator to port

Port 2 (P2₀-P2₃) forms the 4-bit bus through which the μPD8243 communicates with the host processor. The PROG output from the μPD8048 family provides the necessary timing to the μPD8243. There are two 4-bit nibbles involved in each data transfer. The first nibble contains the opcode and port address followed by the second nibble containing the 4-bit data. Multiple μPD8243's can be used for additional I/O. The output lines from the μPD8048 family can be used to form the chip selects for additional μPD8243's.

Power On Initialization

Applying power to the μPD8243 sets ports 4-7 to the high impedance mode and port 2 to the input mode. The state of the PROG pin at power on may be either high or low. The PROG pin must make a high to low transition in order to exit from the power on mode. The power on sequence is initiated any time V_{DD} drops below 1V. Table 1 following shows how the first 4-bit nibble of a data transfer instruction is decoded.

Table 1. Port 2 Instruction Decoding

P2 ₃	P2 ₂	Instruction Code	P2 ₁	P2 ₀	Address Code
0	0	Read	0	0	Port 4
0	1	Write	0	1	Port 5
1	0	ORLD	1	0	Port 6
1	1	ANLD	1	1	Port 7

For example, an 0010 appearing on P2₃-P2₀, respectively would result in a read of port 6.

Read Mode

There is one read mode in the μPD8243. A falling edge on the PROG pin latches the opcode and port address from input port 2. The port address and read operation are then decoded causing the appropriate outputs to be high impedance and the input buffers switched on. The rising edge of PROG terminates the read operation. The port (4, 5, 6, or 7) that was selected by the port address (P2₁-P2₀) is returned to the high impedance mode, and port 2 is switched to the input mode.

Generally, in the read mode a port will be an input and in the write mode it will be an output. If during program operation, the μPD8243's modes are changed, the first read pulse immediately following a write should be ignored. The subsequent read signals are valid. Reading a port will then force that port to a high impedance state.

Write Modes

There are three write modes in the μPD8243. The MOVD P_p, A instruction from the μPD8048 family writes the new data directly to the specified port (4, 5, 6, or 7). The old data previously latched at that port is lost. The ORLD P_p,A instruction performs a logical OR between the new data and the data currently latched at the selected port. The result is then latched at that port. The final write mode uses the ANLD P_p, A instruction. It performs a logical AND between the new data and the data currently latched at the specified port. The result is latched at that port.

The data remains latched at the selected port following the logical manipulation until new data is written to that port.