


捷多邦，专业PCB打样工厂 [SN54HC374, SN74HC374](#)  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH 3-STATE OUTPUTS**

SCLS141D – DECEMBER 1982 – REVISED DECEMBER 2002


- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State True Outputs Can Drive Up To 15 LSTTL Loads
- Eight D-Type Flip-Flops in a Single Package
- Full Parallel Access for Loading

- Low Power Consumption, 80- $\mu$ A Max  $I_{CC}$
- Typical  $t_{pd} = 14$  ns
- $\pm 6$ -mA Output Drive at 5 V
- Low Input Current of 1  $\mu$ A Max

SN54HC374 . . . J OR W PACKAGE  
SN74HC374 . . . DB, DW, N, NS, OR PW PACKAGE  
(TOP VIEW)



SN54HC374 . . . FK PACKAGE  
(TOP VIEW)



### description/ordering information

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'HC374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

An output-enable ( $\overline{OE}$ ) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	PDIP – N	Tube	SN74HC374N	SN74HC374N
	SOIC – DW	Tube	SN74HC374DW	HC374
		Tape and reel	SN74HC374DWR	
	SOP – NS	Tape and reel	SN74HC374NSR	
	SSOP – DB	Tape and reel	SN74HC374DBR	HC374
-55°C to 125°C	TSSOP – PW	Tape and reel	SN74HC374PWR	HC374
	CDIP – J	Tube	SNJ54HC374J	SNJ54HC374J
	CFP – W	Tube	SNJ54HC374W	SNJ54HC374W
	LCCC – FK	Tube	SNJ54HC374FK	SNJ54HC374FK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# **SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS**

SCLS141D – DECEMBER 1982 – REVISED DECEMBER 2002

**description/ordering information (continued)**


$\overline{OE}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

## FUNCTION TABLE (each flip-flop)

INPUTS			OUTPUT Q
OE	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	$Q_0$
H	X	X	Z

### logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN54HC374, SN74HC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCLS141D – DECEMBER 1982 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

			SN54HC374			SN74HC374			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage		2	5	6	2	5	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5		1.5				V
		V <sub>CC</sub> = 4.5 V	3.15		3.15				
		V <sub>CC</sub> = 6 V	4.2		4.2				
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V		0.5		0.5			V
		V <sub>CC</sub> = 4.5 V		1.35		1.35			
		V <sub>CC</sub> = 6 V		1.8		1.8			
V <sub>I</sub>	Input voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>		0	V <sub>CC</sub>		V
Δt/Δv	Input transition rise/fall time	V <sub>CC</sub> = 2 V		1000		1000			ns
		V <sub>CC</sub> = 4.5 V		500		500			
		V <sub>CC</sub> = 6 V		400		400			
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC374		SN74HC374		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -20 μA	2 V	1.9	1.998	1.9		1.9		V
			4.5 V	4.4	4.499	4.4		4.4		
			6 V	5.9	5.999	5.9		5.9		
		I <sub>OH</sub> = -6 mA	4.5 V	3.98	4.3	3.7		3.84		
		I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8	5.2		5.34		
V <sub>OL</sub>	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 20 μA	2 V	0.002	0.1	0.1		0.1		V
			4.5 V	0.001	0.1	0.1		0.1		
			6 V	0.001	0.1	0.1		0.1		
		I <sub>OL</sub> = 6 mA	4.5 V	0.17	0.26	0.4		0.33		
		I <sub>OL</sub> = 7.8 mA	6 V	0.15	0.26	0.4		0.33		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0	6 V		±0.1	±100	±1000		±1000		nA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or 0	6 V		±0.01	±0.5	±10		±5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or 0, I <sub>O</sub> = 0	6 V			8	160		80		μA
C <sub>i</sub>		2 V to 6 V		3	10	10		10		pF

**SN54HC374, SN74HC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCLS141D – DECEMBER 1982 – REVISED DECEMBER 2002

**timing requirements over recommended operating free-air temperature range (unless otherwise noted)**

		V <sub>CC</sub>	T <sub>A</sub> = 25°C		SN54HC374		SN74HC374		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	2 V	6		4		5		MHz
		4.5 V		30		20		24	
		6 V		35		24		28	
t <sub>w</sub>	Pulse duration, CLK high or low	2 V	80		120		100		ns
		4.5 V		16		24		20	
		6 V		14		20		17	
t <sub>su</sub>	Setup time, data before CLK↑	2 V	100		150		125		ns
		4.5 V		20		30		25	
		6 V		17		25		21	
t <sub>h</sub>	Hold time, data after CLK↑	2 V	10		13		12		ns
		4.5 V		5		5		5	
		6 V		5		5		5	

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC374		SN74HC374		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			2 V	6	12		4		5		MHz
			4.5 V	30	60		20		24		
			6 V	35	70		24		28		
t <sub>pd</sub>	CLK	Any Q	2 V		63	180		270		225	ns
			4.5 V		17	36		54		45	
			6 V		15	31		46		38	
t <sub>en</sub>	OE	Any Q	2 V		60	150		225		190	ns
			4.5 V		16	30		45		38	
			6 V		14	26		38		32	
t <sub>dis</sub>	OE	Any Q	2 V		36	150		225		190	ns
			4.5 V		17	30		45		38	
			6 V		16	26		38		32	
t <sub>t</sub>		Any Q	2 V		28	60		90		75	ns
			4.5 V		8	12		18		15	
			6 V		6	10		15		13	



**SN54HC374, SN74HC374**  
**OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCLS141D – DECEMBER 1982 – REVISED DECEMBER 2002

**switching characteristics over recommended operating free-air temperature range,  $C_L = 150 \text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC374		SN74HC374		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			2 V	6	12				5		MHz
			4.5 V	30	60				24		
			6 V	35	70				28		
t <sub>pd</sub>	CLK	Any Q	2 V		80	230		345		290	ns
			4.5 V		22	46		69		58	
			6 V		19	39		58		49	
t <sub>en</sub>	OE	Any Q	2 V		70	200		300		250	ns
			4.5 V		25	40		60		50	
			6 V		22	34		51		43	
t <sub>t</sub>		Any Q	2 V		45	210		315		265	ns
			4.5 V		17	42		63		53	
			6 V		13	36		53		45	

**operating characteristics, T<sub>A</sub> = 25°C**


PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance per flip-flop	No load	100	pF







# **SN54HC374, SN74HC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS**

SCLS141D – DECEMBER 1982 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION



PARAMETER		R <sub>L</sub>	C <sub>L</sub>	S1	S2
t <sub>en</sub>	t <sub>PZH</sub>	1 k $\Omega$	50 pF or 150 pF	Open	Closed
	t <sub>PZL</sub>			Closed	Open
t <sub>dis</sub>	t <sub>PHZ</sub>	1 k $\Omega$	50 pF	Open	Closed
	t <sub>PLZ</sub>			Closed	Open
t <sub>pd</sub> or t <sub>t</sub>		—	50 pF or 150 pF	Open	Open



NOTES:

- A.  $C_L$  includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_0 = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
- D. For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{\text{dis}}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{\text{en}}$ .
- H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{\text{pd}}$ .

**Figure 1. Load Circuit and Voltage Waveforms**


# MECHANICAL DATA

MCER002C – JANUARY 1995 – REVISED JUNE 1999


J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL-IN-LINE



PINS ** DIM	14	16	20
<b>A MAX</b>	0.310 (7.87)	0.310 (7.87)	0.310 (7.87)
<b>A MIN</b>	0.290 (7.37)	0.290 (7.37)	0.290 (7.37)
<b>B MAX</b>	0.785 (19.94)	0.785 (19.94)	0.975 (24.77)
<b>B MIN</b>	0.755 (19.18)	0.755 (19.18)	0.930 (23.62)
<b>C MAX</b>	0.300 (7.62)	0.300 (7.62)	0.300 (7.62)
<b>C MIN</b>	0.245 (6.22)	0.245 (6.22)	0.245 (6.22)



4040083/E 03/99


NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package is hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification.  
 E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

# MECHANICAL DATA

MCFP006A—JANUARY 1995—REVISED FEBRUARY 2002

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.




# MECHANICAL DATA

MLCC006B – OCTOBER 1996

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



4040140/D 10/96

NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a metal lid.  
 D. The terminals are gold plated.  
 E. Falls within JEDEC MS-004


# MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T\*\*)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

△C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

△D The 20 pin end lead shoulder width is a vendor option, either half or full width.


# MECHANICAL DATA

MSOI003E – JANUARY 1995 – REVISED SEPTEMBER 2001

DW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES:


- All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- Falls within JEDEC MS-013



NS (R-PDSO-G\*\*)

14-PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




# MECHANICAL DATA

MSS002E – JANUARY 1995 – REVISED DECEMBER 2001

DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-150


# MECHANICAL DATA

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

PW (R-PDSO-G\*\*)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

**Mailing Address:**

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated

