






GF4435



P-Channel Enhancement-Mode MOSFET

 $V_{DS} = -30V$ $R_{DS(ON)} = 20m\Omega$ $I_D = 8.0A$ 

Mounting Pad Layout



Features

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Specially Designed for Low Voltage DC/DC Converters
- Fast Switching for High Efficiency
- High temperature soldering in accordance with CECC802/Reflow guaranteed

Mechanical Data

Case: SO-8 molded plastic body**Terminals:** Leads solderable per MIL-STD-750, Method 2026**Mounting Position:** Any**Weight:** 0.5g**Packaging Codes/Options:**

5B/2.5K per reel, 12.5K/carton

Maximum Ratings and Thermal Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	-8.0	A
Pulsed Drain Current	I_{DM}	-50	
Maximum Power Dissipation	P_D	2.5 1.6	W
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C
Maximum Junction-to-Ambient ⁽¹⁾	$R_{\theta JA}$	50	°C/W

Notes: (1) Surface Mounted on FR4 Board, $t \leq 10$ sec.



P-Channel Enhancement-Mode MOSFET

Electrical Characteristics ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}$, $I_D = -250\mu\text{A}$	-1.0		-3.0	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{V}$, $V_{GS} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30\text{V}$, $V_{GS} = 0\text{V}$			-1.0	μA
On-State Drain Current ⁽¹⁾	$I_{D(\text{on})}$	$V_{DS} \geq -5\text{V}$, $V_{GS} = -10\text{V}$	-40			A
Drain-Source Breakdown Voltage	$BVDSS$	$V_{GS} = 0\text{V}$, $I_D = -250\mu\text{A}$	-30			V
Drain-Source On-State Resistance ⁽¹⁾	$R_{DS(\text{on})}$	$V_{GS} = -10\text{V}$, $I_D = -8.0\text{A}$		15.3	20	$\text{m}\Omega$
		$V_{GS} = -4.5\text{V}$, $I_D = -5.0\text{A}$		25.3	35	
Forward Transconductance ⁽¹⁾	g_{fs}	$V_{DS} = -15\text{V}$, $I_D = -8.0\text{A}$		22		S
Dynamic						
Total Gate Charge	Q_g	$V_{DS} = -15\text{V}$, $V_{GS} = -10\text{V}$ $I_D = -4.6\text{A}$		54	60	nC
Gate-Source Charge	Q_{gs}			8.5		
Gate-Drain Charge	Q_{gd}			10.3		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -15\text{V}$, $R_L = 15\Omega$ $I_D \approx -1\text{A}$, $V_{GEN} = -10\text{V}$ $R_G = 6\Omega$		24	30	ns
Rise Time	t_r			12	30	
Turn-Off Delay Time	$t_{d(\text{off})}$			78	120	
Fall Time	t_f			37	80	
Input Capacitance	C_{iss}	$V_{GS} = 0\text{V}$ $V_{DS} = -15\text{V}$ $f = 1.0\text{MHz}$		2520		pF
Output Capacitance	C_{oss}			490		
Reverse Transfer Capacitance	C_{rss}			335		
Source-Drain Diode						
Maximum Diode Forward Current	I_s				-2.1	A
Diode Forward Voltage	V_{SD}	$I_s = -2.1\text{A}$, $V_{GS} = 0\text{V}$		-0.75	-1.2	V

Note:

(1) Pulse test; pulse width $\leq 300\ \mu\text{s}$,
duty cycle $\leq 2\%$



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 1 – Output Characteristics







Fig. 2 – Transfer Characteristics




**Fig. 3 – Threshold Voltage
vs. Temperature**




**Fig. 4 – On-Resistance
vs. Drain Current**



**Fig. 5 – On-Resistance
vs. Junction Temperature**



**Fig. 6 – On-Resistance
vs. Gate-to-Source Voltage**



P-Channel Enhancement-Mode MOSFET

Ratings and Characteristic Curves ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Fig. 7 – Gate Charge




Fig. 8 – Capacitance




Fig. 9 – Source-Drain Diode Forward Voltage




Fig. 10 – Breakdown Voltage vs. Junction Temperature

