

PAGE : 1/33

A.	General description	P3
В.	Feature	P3
C.	Pin description	P4
D.	DC characteristics	P7
a.	Absolute maximum ratings	P7
b.	Recommended operating conditions	P7
c.	General DC characteristics	P7
d.	DC electrical characteristics for 3.3V operation	P7
e.	DC electrical characteristics for 5V operation	P8
f. (	Current consumption for different resolution mode	P8
Ε.	AC characteristics	P10
a.	Input signal characteristics	P10
1.	280 mode	P10
2.	480 mode	P10
3.	528 mode	P11
4.	1152 mode	P12
5.	960 mode	P13
6.	1440 mode	P14
b.	Output signal characteristics	P15
1.	280 mode	P15
2.	480 mode (2.5")	P16
3.	480 mode (4.0")	P17
4.	528 mode	P18
5.	1152 mode	P19
6.	960 mode	P20
7.	1440 mode	P21

**Contents:** 

	PAGE	: 2/33
c. Video Output signal characteristics		<b>P21</b>
F. Color sequence for different resolution mode		P22
G. Reliability test items		P23
H. Package information		P24

# Appendix

Fig.1	Input vertical timing	P25
Fig.2	Input horizontal timing	P26
Fig.3	Sampling clock timing	P27
Fig.4-(a)	Output horizontal timing	P28
Fig.4-(b)	Detail output horizontal timing	P29
Fig.5	Vertical shift clock timing	P30
Fig.6-(a)	Vertical timing(V-DIR="L")	P31
Fig.6-(b)	Vertical timing(V_DIR="H")	P32
Fig.7	Vout 1(2,3) amplitude	P33

PAGE :3/33

# A. General description:

This timing controller is a synchronizing signal controlling CMOS LSI for Unipac COG type LCD module. It accepts the digital signal and provides all the necessary control timing signals to the LCD source and gate drivers. This controller converts the digital input data to the analog alternated and amplified signals for the driving of the TFT-LCD panel. This controller also supports different resolution modes.

# **B. Feature:**

- \* Single power supply : +5.0 Volts.
- \* Low power consumption.
- \* 64 pins LQFP.
- \* Built-In PWM circuit.
- \* Built-In polarity inverted circuit.
- \* Provides timing scan signals for Left / Right and Up / Down shift control.
- \* Built-In GAMMA correction function.
- \* Multi-resolution modes.
- \* Optional 3.3V input level.
- \* NTSC/PAL system timing

PAGE : 4/33

# C. Pin description:

Pin-no	Symbol	I/O	Description	Remark
1	DCLK	Ι	Data clock input.	
			Source driver start pulse. When	
2	STHR	0	(1).H_DIR=L, STHR is output pin of start pulse.	
			(2).H_DIR=H, STHR is high impedance state.	
			Source driver start pulse. When	
3	STHL	0	(1).H_DIR=L, STHL is high impedance state.	
			(2).H_DIR=H, STHL is output pin of start pulse.	
			Gate driver start pulse. When	
4	STVR	0	(1).V_DIR=L, STVR is output pin of start pulse.	
			(2).V_DIR=H, STVR is high impedance state.	
			Gate driver start pulse. When	
5	STVL	0	(1).V_DIR=L, STVL is high impedance state.	
			(2).V_DIR=H, STVL is output pin of start pulse.	
6	VOE_OUT	0	Gate driver output enable control signal.	
7	V_CK	0	Gate driver shift clock.	
8	HOE_OUT	0	Source driver output enable control signal.	
9	VCC1	-	Power pin for digital circuits.	
10	VCI	Ι	Test pin, pull to ground.	
11	GND1	-	Ground pin for digital circuit.	
12	GME	Ι	Gamma correction enable control signal. (Normally pulled-up)	Note 1
13	HSD	Ι	Horizontal synchronization signal, negative polarity.	
14	VSD	1	Vertical synchronization signal, negative polarity.	
15	Q1H_OUT	0	Source driver sample & hold sequence control signal.	
16	PFRP_OUT	0	Polarity alternating signal for Vcom.	
17	GND2	-	Ground pin for PWM circuits.	
18	VCC2	-	Power pin for PWM circuits.	
19	PWM_OUT3	0	PWM output.	
20	FBK3	1	Reference voltage feedback.	
21	GND3	-	Ground pin for PWM circuits.	
22	VCC3	-	Power pin for PWM circuits.	
23	PWM_OUT2	0	PWM output.	
24	PWM OUT1	0	PWM output.	
25	FBK1	1	Reference voltage feedback.	
26	FBK2		Reference voltage feedback.	
27	RSC	1	Resolution mode selection pin. (Normally pulled-up)	Note 2
28	UD_OUT	0	Inverted V_DIR signal output.	
29	LR OUT	0	Inverted H_DIR signal output.	
30	V_DIR	1	Up/Down scan control pin. ( Normally pulled-up )	
31	H_DIR	1	Left/Right scan control pin. (Normally pulled-up)	

PAGE : 5/33

Pin-no	Symbol	I/IO	Description	Remark
32	IN1	Ι	Test pin, pull to ground.	
33	VCC4	-	Power pin for digital circuits of DAC.	
34	VIN	Ι	Test pin, pull to ground.	
35	NPC	Ι	NTSC/PAL system setting pin ( Normally pulled-up , NTSC )	Note 3
36	GND4	-	Ground pin for digital circuit of ADC and DAC.	
37	IOUT	0	DAC setting pin.	
38	VTEST	Ι	Vertical timing test mode selection. (Normally pulled-up)	
			Global reset. It should be connected to Vcc in normal operation.	
39	GR_IN	Ι	If connected to GND, the controller is in reset state.	
			(Normally pulled-up)	
40	VOUT3	0	Alternated, amplified video output.	
41	RSB	Ι	Resolution mode selection pin. (Normally pulled-up)	Note 2
42	VOUT2	0	Alternated, amplified video output.	
43	RSA	Ι	Resolution mode selection pin. (Normally pulled-up)	Note 2
44	VOUT1	0	Alternated, amplified video output.	
45	VCC5	-	Power pin for analog circuits of DAC.	
46	GND5	-	Ground pin for analog circuits of DAC.	
47	VG	-	Setting pin of DAC.	
48	VREF	Ι	Reference voltage setting pin of DAC.	
49	IREF	Ι	Reference current setting pin of DAC.	
50	DDX0	Ι	Digital data input, LSB.	
51	DDX1	Ι	Digital data input.	
52	DDX2	Ι	Digital data input.	
53	DDX3	Ι	Digital data input.	
54	GND1	-	Ground pin for digital circuits.	
55	VCC3IO	-	Power pin for 3.3V input optional.	Note 4
56	VCC1	-	Power pin for digital circuits.	
57	DDX4	Ι	Digital data input	
58	DDX5	Ι	Digital data input	
59	DDX6	-	Digital data input	
60	DDX7	Ι	Digital data input, MSB.	
61	CPH3_OUT	0	Source driver shift clock .	
62	CPH2_OUT	0	Source driver shift clock .	
63	CPH1_OUT	0	Source driver shift clock .	
64	DEM	Ι	Data enable control signal. (Normally pulled-up)	

PAGE : 6/33

Note 1: GME=H , Gamma correction (Normally pulled-up) GME=L , No gamma correction

Note 2: Use RSA , RSB and RSC to select different resolution modes :

Resolution mode	RSA	RSB	RSC
220× 280	L	L	L
220 × 528	Н	Н	L
234× 480 (2.5")	Н	Н	Н
234× 480 (4.0")	L	L	Н
234× 960	Н	L	Н
234× 1152	L	Н	L
234× 1440	L	Н	Н

- Note 3: NPC=H , NTSC System (Normally pulled-up ) NPC=L , PAL System
- Note 4: When connected to 3.3V , the input level of I/Ps ( DEM , DCLK , HSD , VSD , V\_DIR , H\_DIR , DDX0 ~ DDX7 ) is 3.3V , and when connected to 5.0V , the input level of I/Ps are 5.0V .

# PAGE : 7/33

# **D. DC characteristics**

#### a. Absolute maximum ratings:

Symbol	Parameter	Rating	Units	Remark
Vcc	Power supply	-0.3 to 6.0	V	Note 1
V <sub>IN</sub>	Input voltage	-0.3 to VCC + 0.3	V	
VOUT	Output voltage	-0.3 to VCC + 0.3	V	
TSTG	Storage temperature	-40 to 95	°C	

Note 1: For all V<sub>CC</sub> inputs, including V<sub>CC1</sub>, V<sub>CC2</sub>, V<sub>CC3</sub>, V<sub>CC4</sub>, V<sub>CC5</sub> and V<sub>CC3I0</sub>.

#### b. Recommended operating conditions:

Symbol	Parameter	Min	Тур	Max	Units	Remark
VCC	Power supply	4.75	5.0	5.25	V	Note 1
V <sub>IN</sub>	Input voltage	0	-	VCC	V	
TOPR	Operating temperature	0	25	85	°C	

Note 1: For all V<sub>CC</sub> inputs, including V<sub>CC1</sub>, V<sub>CC2</sub>, V<sub>CC3</sub>, V<sub>CC4</sub>, V<sub>CC5</sub> and V<sub>CC3I0</sub>.

# c. General DC characteristics:

Symbol	Parameter	Conditions	Min	Тур	Max	Units
۱ <sub>۱</sub> ۲	Input leakage current	no pull-up or pull-down	-1	-	1	$\mu  A$
loz	Tri-state leakage current		-10	-	10	$\mu  A$
C <sub>IN</sub>	Input capacitance		-	3	-	pF
COUT	Output capacitance		3	-	6	pF
CBID	Bi-directional buffer capacitance		3	-	6	pF

d. DC electrical characteristics for 3.3V operation:

<sup>(</sup>Under recommended operating conditions and V<sub>CC</sub>=3.0V $\sim$ 3.6V, Tj= 0°C to +115°C)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	Remark
-				чур			
VIL	Input Low voltage	CMOS	-	-	0.3× V <sub>CC</sub>	V	Note 1
VIH	Input High voltage	CMOS	$0.7 \times V_{CC}$	-	-	V	Note 1
V <sub>t</sub> -	Schmitt trigger negative going threshold voltage	CMOS	-	1.22	-	V	
V <sub>t+</sub>	Schmitt trigger positive going threshold voltage	CMOS	-	2.08	-	V	
VOL	Output low voltage	I <sub>OL</sub> =2,4,8,12,		-	0.4	V	
VOL		16,24mA	-				
Vau		I <sub>OH</sub> =2,4,8,12,	2.4			V	
Vон	Output high voltage	16,24mA	2.4	-	-		
RI	Input pull up/down	Vil=0V or		75		KO	
	resistance	Vih=V <sub>CC</sub>	-	75	-	KΩ	

Note 1: The applicable pins are DEM, DCLK, HSD, VSD, V\_DIR, H\_DIR DDX0  $\sim$  DDX7.

### PAGE : 8/33

# e. DC electrical characteristics for 5V operation:

•	•	5 00				,
Symbol	Parameter	Conditions	Min	Тур	Max	Units
$V_{IL}$	Input Low voltage	CMOS	-	-	$0.3 \times V_{CC}$	V
$v_{IH}$	Input High voltage	CMOS	$0.7 \times V_{CC}$	-	-	V
V <sub>t</sub> -	Schmitt trigger negative going threshold voltage	CMOS	-	1.84	-	V
$V_{t+}$	Schmitt trigger positive going threshold voltage	CMOS	-	3.22	-	V
VOL	Output low voltage	I <sub>OL</sub> =2,4,8,12,16,24mA	-	-	0.4	V
VOH	Output high voltage	I <sub>OH</sub> =2,4,8,12,16,24mA	3.5	-	-	V
RI	Input pull up/down resistance	Vil=0V or Vih= $V_{CC}$	-	50	-	ΚΩ

# (Under recommended operating conditions and V<sub>CC</sub>=4.75V $\sim$ 5.25V, Tj= 0°C to +115°C)

#### f. Current consumption for different resolution modes:

# 1. 280 mode:

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Remark
Current for V <sub>CC1</sub>	ICC1	V <sub>CC1</sub> =+5V	-	5.5	-	mA	Pin 9 + Pin 56
Current for V <sub>CC2</sub> + V <sub>CC3</sub>	ICC2 +ICC3	V <sub>CC2</sub> , V <sub>CC3</sub> =+5V	-	2.5	-	mA	Pin 18+Pin 22
Current for V <sub>CC4</sub>	I <sub>CC4</sub>	V <sub>CC4</sub> =+5V	-	1	-	mA	
Current for V <sub>CC5</sub>	ICC5	V <sub>CC5</sub> =+5V	-	39	-	mA	
Current for V <sub>CC3IO</sub>	laassa	V <sub>CC3IO</sub> =+5V	-	0.2	-	mA	
	ICC3IO	V <sub>CC3IO</sub> =+3.3V	-	0.2	-	mA	

### 2. 480 mode:

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Remark
Current for V <sub>CC1</sub>	ICC1	V <sub>CC1</sub> =+5V	-	8.5	-	mA	Pin 9 + Pin 56
Current for V <sub>CC2</sub> + V <sub>CC3</sub>	ICC2 +ICC3	V <sub>CC2</sub> , V <sub>CC3</sub> =+5V	-	2.6	-	mA	Pin 18+Pin 22
Current for V <sub>CC4</sub>	ICC4	V <sub>CC4</sub> =+5V	-	1.5	-	mA	
Current for V <sub>CC5</sub>	ICC5	V <sub>CC5</sub> =+5V	-	40	-	mA	
Current for V <sub>CC3IO</sub>		V <sub>CC3IO</sub> =+5V	-	0.2	-	mA	
Content for VCC3IO	ICC3IO	V <sub>CC3IO</sub> =+3.3V	-	0.2	-	mA	

### 3. 528 mode:

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Remark
Current for V <sub>CC1</sub>	ICC1	V <sub>CC1</sub> =+5V	-	9	-	mA	Pin 9 + Pin 56
Current for V <sub>CC2</sub> + V <sub>CC3</sub>	I <sub>CC2</sub> +I <sub>CC3</sub>	V <sub>CC2</sub> , V <sub>CC3</sub> =+5V	-	2.7	-	mA	Pin 18+Pin 22
Current for V <sub>CC4</sub>	I <sub>CC4</sub>	V <sub>CC4</sub> =+5V	-	1.3	-	mA	
Current for V <sub>CC5</sub>	ICC5	V <sub>CC5</sub> =+5V	-	41	-	mA	
Current for V <sub>CC3IO</sub>		V <sub>CC3IO</sub> =+5V	-	0.2	-	mA	
	ICC3IO	V <sub>CC3IO</sub> =+3.3V	-	0.2	-	mA	

PAGE : 9/33

4. 1152 mode:

4. 1152 mode:							
Parameter	Symbol	Conditions	Min	Тур	Max	Units	Remark
Current for V <sub>CC1</sub>	ICC1	V <sub>CC1</sub> =+5V	-	19.6	-	mA	Pin 9 + Pin 56
Current for V <sub>CC2</sub> + V <sub>CC3</sub>	ICC2 +ICC3	V <sub>CC2</sub> , V <sub>CC3</sub> =+5V	-	3.6	-	mA	Pin 18+Pin 22
Current for V <sub>CC4</sub>	I <sub>CC4</sub>	V <sub>CC4</sub> =+5V	-	3.6	-	mA	
Current for V <sub>CC5</sub>	ICC5	V <sub>CC5</sub> =+5V	-	41	-	mA	
Current for V <sub>CC3IO</sub>		V <sub>CC3IO</sub> =+5V	-	0.2	-	mA	
	ICC3IO	V <sub>CC3IO</sub> =+3.3V	-	0.2	-	mA	

### 5. 960 mode:

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Remark
Current for V <sub>CC1</sub>	ICC1	V <sub>CC1</sub> =+5V	-	17.0	-	mA	Pin 9 + Pin 56
Current for V <sub>CC2</sub> + V <sub>CC3</sub>	ICC2 +ICC3	V <sub>CC2</sub> , V <sub>CC3</sub> =+5V	-	3.2	-	mA	Pin 18+Pin 22
Current for V <sub>CC4</sub>	I <sub>CC4</sub>	V <sub>CC4</sub> =+5V	-	3.2	-	mA	
Current for V <sub>CC5</sub>	I <sub>CC5</sub>	V <sub>CC5</sub> =+5V	-	41	-	mA	
Current for V <sub>CC3IO</sub>		V <sub>CC3IO</sub> =+5V	-	0.2	-	mA	
Cancilla ACC3IO	ICC3IO	V <sub>CC3IO</sub> =+3.3V	-	0.2	-	mA	

# 6. 1440 mode:

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Remark
Current for V <sub>CC1</sub>	ICC1	V <sub>CC1</sub> =+5V	-	24	-	mA	Pin 9 + Pin 56
Current for V <sub>CC2</sub> + V <sub>CC3</sub>	ICC2 +ICC3	V <sub>CC2</sub> , V <sub>CC3</sub> =+5V	-	4.0	-	mA	Pin 18+Pin 22
Current for V <sub>CC4</sub>	I <sub>CC4</sub>	V <sub>CC4</sub> =+5V	-	4.0	-	mA	
Current for V <sub>CC5</sub>	ICC5	V <sub>CC5</sub> =+5V	-	41	-	mA	
Current for V <sub>CC3IO</sub>		V <sub>CC3IO</sub> =+5V	-	0.2	-	mA	
	ICC3IO	V <sub>CC3IO</sub> =+3.3V	-	0.2	-	mA	

# PAGE : 10/33

# **E. AC characteristics**

a. Input signal characteristics

Timing diagrams of input signal are shown in Fig 1 and Fig 2.

# 1. 280 mode

1-1. Input timing chart

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/Tc	-	5.67	-	MHz	
DCLK	High time	Tch	-	-	-	ns	
	Low time	Tcl	-	-	-	ns	
	Period		60	63.56	67	$\mu$ s	
	renou	TH	-	360	-	CLK	
HSD	Display period	THd	-	49.4	-	$\mu$ s	
1150	Display period	тпи		280		CLK	
	Pulse width	ТНр	5	25	-	CLK	
	Hsync-CLK timing	THc	20	-	Tc-20	ns	
	Period	ΤV	-	16.6	-	ms	
	renou	IV	-	262	-	TH	
VSD	Display period	TVd	-	13.97	-	ms	
	Display period	TVU		220		TH	
	Pulse width	TVp	3	-	-	TH	
DATA	CLK-DATA timing	Tds	10	-	-	ns	
R0~R7	DATA-CLK timing	Tdh	10	-	-	ns	
G0~G7 B0~B7	Rising time Falling time	Tdrf	-	-	10	ns	

# 1-2. Horizontal display position

1-2-1. ENAB mode:

The horizontal display position is determined by DEM signal and the input data corresponding to the rising edge of DEM.

Parameter		Symbol	Min.	Тур.	Max.	Unit	Remark
	Setup time	Tes	-	TBD	-	ns	
Enable signal	Pulse width	Тер	-	288	-	CLK	
Hsync-Enable signal timing		THe	33	-	57	CLK	

1-2-2. Fix mode:

When DEM is fixed "Low", the display starts from the data of C62(clock) as shown in Fig 2. Be careful that the module does not work when DEM is fixed "High".

### 1-3. Vertical display position

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Vertical display position	TVS		25		Н	NTSC
Vertical display position	105		34		Н	PAL

# PAGE : 11/33

# 2. 480 mode

2-1. Input timing chart

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/Tc	-	9.70	-	MHz	
DCLK	High time	Tch	-	-	-	ns	
	Low time	Tcl	-	-	-	ns	
	Period	ТН	60	63.56	67	$\mu{f s}$	
	renou	111	-	617	-	CLK	
HSD	Display period	THd	-	49.4	-	$\mu$ s	
1150	Display period	тпа		480		CLK	
	Pulse width	ТНр	5	44	-	CLK	
	Hsync-CLK timing	THc	20	-	Tc-20	ns	
	Period	ΤV	-	16.6	-	ms	
	renou	IV	-	262	-	TH	
VSD	Display period	TVd	-	14.83	-	ms	
	Display period	TVU		234		TH	
	Pulse width	TVp	3	-	-	TH	
DATA	CLK-DATA timing	Tds	10	-	-	ns	
R0~R7		Tdh	10	-	-	ns	
G0~G7 B0~B7	Rising time Falling time	Tdrf	-	-	10	ns	

# 2-2. Horizontal display position

2-2-1. ENAB mode:

The horizontal display position is determined by DEM signal and the input data corresponding to the rising edge of DEM.

Parameter		Symbol	Min.	Тур.	Max.	Unit	Remark
Enchle signal	Setup time	Tes	-	TBD	-	ns	
Enable signal	Pulse width	Тер	-	480	-	CLK	
Hsync-Enable signal timing		THe	60	-	105	CLK	

#### 2-2-2. Fix mode:

When DEM is fixed "Low", the display starts from the data of C106(clock) as shown in Fig 2. Be careful that the module does not work when DEM is fixed "High".

#### 2-3. Vertical display position

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Vertical display position	TVC	18			Н	NTSC
Vertical display position	TVS		27		Н	PAL

#### 3. 528 mode

3-1. Input timing chart

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/Tc	-	10.7	-	MHz	
DCLK	High time	Tch	-	-	-	ns	
	Low time	Tcl	-	-	-	ns	
	Period	ТН	60	63.56	67	$\mu$ s	
	Fellou	111	-	679	-	CLK	
HSD	Display period	THd	-	49.4	-	$\mu$ s	
HOD	Display period	THU		528		CLK	
	Pulse width	THp	5	48	-	CLK	
	Hsync-CLK timing	THc	20	-	Tc-20	ns	

# PAGE : 12/33

	Period	ΤV	-	16.6	-	ms	
	renou	IV	-	262	-	TH	
VSD	Display period	TVd	-	13.97	-	ms	
	Display period	TVU		220		TH	
	Pulse width	TVp	3	-	-	TH	
DATA	CLK-DATA timing	Tds	10	-	-	ns	
	DATA-CLK timing	Tdh	10	-	-	ns	
G0~G7 B0~B7	Rising time Falling time	Tdrf	-	-	10	ns	

### 3-2. Horizontal display position

3-2-1. ENAB mode:

The horizontal display position is determined by DEM signal and the input data corresponding to the rising edge of DEM.

Parameter		Symbol	Min.	Тур.	Max.	Unit	Remark
Enable signal	Setup time	Tes	-	TBD	-	ns	
	Pulse width	Тер	-	576	-	CLK	
Hsync-Enabl	e signal timing	THe	57	-	90	CLK	

3-2-2. Fix mode:

When DEM is fixed "Low", the display starts from the data of C118(clock) as shown in Fig 2. Be careful that the module does not work when DEM is fixed "High".

### 3-3. Vertical display position

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Vertical display position	TVS	25			Н	NTSC
	103	34			Н	PAL

# 4. 1152 mode

### 4-1. Input timing chart

Pa	arameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/Tc	-	23.3	-	MHz	
DCLK	High time	Tch	-	-	-	ns	
	Low time	Tcl	-	-	-	ns	
	Period	ТН	60	63.56	67	$\mu{f s}$	
	renou	111	-	1482	-	CLK	
HSD	Display pariod	THd	-	49.4	-	$\mu{f s}$	
1150	Display period	ТПО		1152		CLK	
	Pulse width	ТНр	5	109	-	CLK	
	Hsync-CLK timing	THc	20	-	Tc-20	ns	
	Period	ΤV	-	16.6	-	ms	
	r enou	IV	-	262	-	TH	
VSD	Display period	TVd	-	14.83	-	ms	
	Display period		234			TH	
	Pulse width	TVp	3	-	-	TH	
DATA	CLK-DATA timing	Tds	10	-	-	ns	
R0~R7	DATA-CLK timing	Tdh	10	-	-	ns	
G0~G7 B0~B7	Rising time Falling time	Tdrf	-	-	10	ns	

# PAGE : 13/33

# 4-2. Horizontal display position

# 4-2-1. ENAB mode:

The horizontal display position is determined by DEM signal and the input data corresponding to the rising edge of DEM.

Parameter		Symbol	Min.	Тур.	Max.	Unit	Remark
	Setup time	Tes	-	TBD	-	ns	
Enable signal	Pulse width	Тер	-	1152	-	CLK	
Hsync-Enable	e signal timing	THe	108	-	243	CLK	

4-2-2. Fix mode:

When DEM is fixed "Low", the display starts from the data of C247(clock) as shown in Fig 2. Be careful that the module does not work when DEM is fixed "High".

### 4-3. Vertical display position

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Vertical display position	TVC	18			Н	NTSC
	TVS	27			Н	PAL

### 5. 960 mode

5-1. Input timing chart

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/Tc	-	19.4	-	MHz	
DCLK	High time	Tch	-	-	-	ns	
	Low time	Tcl	-	-	-	ns	
	Period	ТН	60	63.56	67	$\mu$ S	
	renou		-	1235	-	CLK	
HSD	Diaplay pariod	тца	-	49.4	-	$\mu$ S	
	Display period	THd		960		CLK	
	Pulse width	THp	5	91	-	CLK	
	Hsync-CLK timing	THc	20	-	Tc-20	ns	
	Period	ΤV	-	16.6	-	ms	
	renou	IV	-	262	-	TH	
VSD	Display period	TVd	-	14.83	-	ms	
	Display period	TVU		234	234		
	Pulse width	TVp	3	-	-	TH	
DATA	CLK-DATA timing	Tds	10	-	-	ns	
R0~R7	DATA-CLK timing	Tdh	10	-	-	ns	
G0~G7 B0~B7	Rising time Falling time	Tdrf	-	-	10	ns	

### 5-2. Horizontal display position

5-2-1. ENAB mode:

The horizontal display position is determined by DEM signal and the input data corresponding to the rising edge of DEM.

Pa	Parameter		Min.	Тур.	Max.	Unit	Remark
Enable signal	Setup time	Tes	-	TBD	-	ns	
Enable signal	Pulse width	Тер	-	960	-	CLK	
Hsync-Ena	ble signal timing	THe	97	-	204	CLK	

5-2-2. Fix mode:

When DEM is fixed "Low", the display starts from the data of C207(clock) as shown in Fig 2. Be careful that the module does not work when DEM is fixed "High".

# PAGE : 14/33

5-3. Ver	tical display position						
	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Vortical display position	TVS		18		Н	NTSC
	Vertical display position		27			Н	PAL

# 6. 1440 mode

# 6-1. Input timing chart

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	Frequency	1/Tc	-	29.1	-	MHz	
DCLK	High time	Tch	-	-	-	ns	
	Low time	Tcl	-	-	-	ns	
	Period	ТН	60	63.56	67	$\mu{f s}$	
	renou		-	1853	-	CLK	
HSD	Diaplay pariod	THd	-	49.4	-	$\mu{f s}$	
1130	SD Display period			1440		CLK	
	Pulse width	ТНр	5	137	-	CLK	
	Hsync-CLK timing	THc	20	-	Tc-20	ns	
	Period	ΤV	-	16.6	-	ms	
	renou	IV	-	262	-	TH	
VSD	Display period	TVd	-	14.83	-	ms	
	Display period	TVU		234		TH	
	Pulse width	TVp	3	-	-	TH	
DATA	CLK-DATA timing	Tds	10	-	-	ns	
R0~R7	DATA-CLK timing	Tdh	10	-	-	ns	
G0~G7 B0~B7	Rising time Falling time	Tdrf	-	-	10	ns	

# 6-2. Horizontal display position

# 6-2-1. ENAB mode:

The horizontal display position is determined by DEM signal and the input data corresponding to the rising edge of DEM.

Parameter		Symbol	Min.	Тур.	Max.	Unit	Remark
Enchla signal	Setup time	Tes	-	TBD	-	ns	
Enable signal	Pulse width	Тер	-	1440	-	CLK	
Hsync-Enable	e signal timing	THe	145	-	305	CLK	

6-2-2. Fix mode:

When DEM is fixed "Low", the display starts from the data of C309(clock) as shown in Fig 2. Be careful that the module does not work when DEM is fixed "High".

#### 6-3. Vertical display position

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Vertical diaplay position		18			Н	NTSC
Vertical display position	TVS		27		Н	PAL

man 12

# PAGE : 15/33

# b. Output signal characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t <sub>r</sub>	-	-	10	ns	Note 1
Falling time	t <sub>f</sub>	-	-	10	ns	Note 1
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CPH3_ OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CPH3_ OUT
3 $\varphi$ clock phase difference	<sup>t</sup> C12 t <sub>C23</sub> t <sub>C31</sub>	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> SUH	-	t <sub>CPH</sub> /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	3	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	11	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	5	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	5	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	8	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t <sub>2</sub>	-	6	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	2	-	<sup>t</sup> CPH	
STV setup time	<sup>t</sup> SUV	-	3	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tн	
VSD/I-STVL timing difference(V_DIR="H")	<sup>t</sup> VS2	-	20	-	tн	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tH	

Note 1: For all of the logic signals.

# PAGE : 16/33

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t <sub>r</sub>	-	-	10	ns	Note 1
Falling time	t <sub>f</sub>	-	-	10	ns	Note 1
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CPH3 OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CPH3 OUT
3 $\varphi$ clock phase difference	<sup>t</sup> C12 t <sub>C23</sub> t <sub>C31</sub>	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> SUH	-	t <sub>CPH</sub> /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	6	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	17	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	10	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	7	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	12	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t2	-	11	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	2	-	<sup>t</sup> CPH	
STV setup time	tSUV	-	8	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tн	
VSD/I-STVL timing difference(V_DIR="H")	<sup>t</sup> VS2	-	20	-	tн	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tн	

Note 1: For all of the logic signals.

# PAGE : 17/33

480 mode (4.0")						
Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t <sub>r</sub>	-	-	10	ns	Note 1
Falling time	t <sub>f</sub>	-	-	10	ns	Note 1
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CPH3_ OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CPH3_ OUT
3 $\varphi$ clock phase difference	<sup>t</sup> C12 <sup>t</sup> C23 <sup>t</sup> C31	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> SUH	-	t <sub>CPH</sub> /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	4	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	14	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	14	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	25	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	17	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t <sub>2</sub>	-	10	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	2	-	<sup>t</sup> CPH	
STV setup time	<sup>t</sup> SUV	-	7	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tн	
VSD/I-STVL timing difference(V_DIR="H")	<sup>t</sup> VS2	-	20	-	tн	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tн	

Note 1: For all of the logic signals.

# PAGE : 18/33

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Rema
Rising time	t <sub>r</sub>	-	-	10	ns	Note
Falling time	t <sub>f</sub>	-	-	10	ns	Note
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CF OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CF OUT
3 $\varphi$ clock phase difference	<sup>t</sup> C12 <sup>t</sup> C23 <sup>t</sup> C31	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> SUH	-	t <sub>CPH</sub> /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	6	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	11	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	11	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	13	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	14	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t <sub>2</sub>	-	9	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	2	-	<sup>t</sup> CPH	
STV setup time	<sup>t</sup> SUV	-	6	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tH	
VSD/I-STVL timing difference(V_DIR="H")	<sup>t</sup> VS2	-	20	-	tн	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tH	

Note 1: For all of the logic signals.

# PAGE : 19/33

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t <sub>r</sub>	-	-	10	ns	Note 1
Falling time	t <sub>f</sub>	-	-	10	ns	Note 1
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CPH OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CPH OUT
$3 \varphi$ clock phase difference	<sup>t</sup> C12 <sup>t</sup> C23 <sup>t</sup> C31	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> SUH	-	tCPH /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	12	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	24	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	39	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	60	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	46	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t <sub>2</sub>	-	22	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	4	-	<sup>t</sup> CPH	
STV setup time	<sup>t</sup> SUV	-	15	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tн	
VSD/I-STVL timing difference(V_DIR="H")	t <sub>VS2</sub>	-	20	-	tH	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tH	

Note 1: For all of the logic signals.

# PAGE : 20/33

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remar
Rising time	t <sub>r</sub>	-	-	10	ns	Note ?
Falling time	t <sub>f</sub>	-	-	10	ns	Note '
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CP OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CP OUT
3 $\varphi$ clock phase difference	<sup>t</sup> C12 t <sub>C23</sub> t <sub>C31</sub>	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> SUH	-	tCPH /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	8	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	29	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	28	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	50	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	33	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t <sub>2</sub>	-	19	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	3	-	<sup>t</sup> CPH	
STV setup time	<sup>t</sup> SUV	-	15	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tH	
VSD/I-STVL timing difference(V_DIR="H")	<sup>t</sup> VS2	-	20	-	tH	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tH	

Note 1: For all of the logic signals.

PAGE : 21/33

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t <sub>r</sub>	-	-	10	ns	Note 1
Falling time	t <sub>f</sub>	-	-	10	ns	Note 1
Clock high and low level pulse width	<sup>t</sup> CPH	-	3	-	<sup>t</sup> DCLK	CPH1~CPH3 OUT
Clock pulse duty	<sup>t</sup> CWH	40	50	60	%	CPH1~CPH3 OUT
3 $\varphi$ clock phase difference	<sup>t</sup> C12 t <sub>C23</sub> t <sub>C31</sub>	-	t <sub>CPH</sub> /3	-	ns	
STH setup time	<sup>t</sup> S∪H	-	t <sub>CPH</sub> /6	-	ns	
STH pulse width	<sup>t</sup> STH	-	1	-	<sup>t</sup> CPH	
HOE_OUT pulse width	<sup>t</sup> OEH	-	12	-	<sup>t</sup> CPH	
Sample & hold disable time	<sup>t</sup> DIS1	-	42	-	<sup>t</sup> CPH	
VOE_OUT pulse width	<sup>t</sup> OEV	-	42	-	<sup>t</sup> CPH	
V_CK pulse width	<sup>t</sup> CKV	-	75	-	<sup>t</sup> CPH	
HSD/I-HOE_OUT timing difference	t <sub>1</sub>	-	49	-	<sup>t</sup> CPH	
HSD/I-V_CK timing difference	t <sub>2</sub>	-	28	-	<sup>t</sup> CPH	
HSD/I-VOE_OUT timing difference	t <sub>3</sub>	-	4	-	<sup>t</sup> CPH	
STV setup time	<sup>t</sup> SUV	-	15	-	<sup>t</sup> CPH	
STV pulse width	<sup>t</sup> STV	-	1	-	tH	
VSD/I-STVR timing difference(V_DIR="L")	<sup>t</sup> VS1	-	16	-	tн	
VSD/I-STVL timing difference(V_DIR="H")	<sup>t</sup> VS2	-	20	-	tн	
HOE-STV timing difference	<sup>t</sup> OES	-	2	-	tH	

Note 1: For all of the logic signals.

c. Video signal output characteristics(refer to the attached drawing Fig.7)

Item	Symbol	Min.	Тур.	Max.	Unit.	Remark
Video signal amplitude	VIAC	-	3.5	-	V	AC Component
(Vout1, Vout2, Vout3)	VIDC	-	3.15	-	V	DC Component

PAGE : 22/33

# F. Color sequence for different resolution modes:

# a. Delta type arrangement color filter :

Due to the "Delta" type arrangement of LCD's color filter, the R.G.B data are different in odd lines and even lines. Please follow the corresponding sequence under different conditions which are shown in Tab.1

Tab.1 Color sequence for different resolution modes. (Delta type)

Scanning direction control setting	V_DIR (Note 1)	Low	Low	High	High
Display modules	H_DIR (Note 2)	High	Low	High	Low
4": 480 <sub>X</sub> 234 (UP40DXX)	Odd Line	BRG	G R B	G B R	R B G
	Even Line	G B R	R B G	B R G	G R B
1.8": 280× 220 (SM26X Series) 2.0": 528× 220	Odd Line	R G B	BGR	G B R	R B G
(UP20DXX) 2.5": 480x 234 (UP25DXX)	Even Line	G B R	R B G	R G B	BGR

Note 1: V\_DIR is an Up/Down scanning direction control pin of UPS051.

When V\_DIR is high , the scanning direction control is from "Down to Up ". When V\_DIR is low , the scanning direction control is from "Up to Down ".

Note 2: H\_DIR is a Left/Right scanning direction control pin of UPS051. When LR is high, the scanning direction is from "left to Right".

When LR is low, the scanning direction is from "right to Left".

- Note 3: The sequence specified in each column represents the order of data which should be sent to UPS051 for cycle #1, 2, 3, 4, 5,
- Note 4: The Q1H\_OUT (Pin 15) signal can be used as the index to specify odd line or even line for users.

PAGE : 23/33

# b. Stripe type arrangement color filter

The R.G.B sequences are same in odd line and even line in stripe type arrangement color filter.

Tab.2 Color sequence for different resolution modes. (Stripe type)

Display module	H_DIR	High	Low
6.8" : 1152× 234 (UP68DXX) 5.6" : 960× 234 (UP056DXX) 7.0" : 1440× 234 (UP070DXX)	Odd line Even line	R G B	B G R

# G. Reliability test item:

Test items	Condition	Remark	
High temperature storage	Ta = 80°C	240H	
Low temperature storage	Ta = -25℃	240H	
High temperature operation	Ta = 60°C	240H	
Low temperature operation	Ta = 0℃	240H	
High temperature and high humidity	Ta = 60°C ⋅ 95%RH	240H	Operation
Heat shock	-25°C ~+80°C/50 cycles	2H/cycle	Non-operation
Electrostatic discharge	$\pm$ 200V,200pF(0 $\Omega$ ),once f	for each terminal	Non-operation
	High temperature storage Low temperature storage High temperature operation Low temperature operation High temperature and high humidity Heat shock	High temperature storage $Ta = 80^{\circ}C$ Low temperature storage $Ta = -25^{\circ}C$ High temperature operation $Ta = 60^{\circ}C$ Low temperature operation $Ta = 0^{\circ}C$ High temperature and high humidity $Ta = 60^{\circ}C \cdot 95\%$ RHHeat shock $-25^{\circ}C \sim +80^{\circ}C/50$ cycles	High temperature storage $Ta = 80^{\circ}$ C240HLow temperature storage $Ta = -25^{\circ}$ C240HHigh temperature operation $Ta = 60^{\circ}$ C240HLow temperature operation $Ta = 0^{\circ}$ C240HHigh temperature operation $Ta = 0^{\circ}$ C240HHigh temperature and high humidity $Ta = 60^{\circ}$ C $\cdot$ 95%RH240HHeat shock $-25^{\circ}$ C $\sim$ +80°C/50 cycles2H/cycle


Note : Ta is the Ambient temperature.

# SPEC NO.: 413-212-050 PAGE :24/33


#### OUTLINE Eva Chiang Apr 16,'97 0.006 D064-SW1 LTD. 0.007 0.008 0.009 0.008 0.006 0.018 0.024 0.030 0.008 0.063 0.057 0.009 0.01 β Dimension in inch BSC 0.394 BSC 0.472 BSC 0.394 BSC A 0.020 BSC 0.055 Nom 12.TYP 12.TYP CO CO REF 3.5 64LD LQFP (10x10x1.4mm) PACKAGE 0.472 0.039 SILICONWARE PRECISION INDUSTRIES 0.002 0.053 0.007 0.004 0.004 0.003 0.003 0.008 6 ò Nio. o Z g SCALE DATE DEN. DWG -Cu L/F,FOOTPRINT 2.0mm REV 0.15 Dimension in mm 0.45 0.60 0.75 Min Nom Max 1.60 0.17 0.20 0.23 1.35 1.40 1.45 0.27 0.20 0.16 0.20 -/F MATERIAL: C7025 1/2H 12.00 BSC 12.00 BSC 10.00 BSC 10.00 BSC 0.50 BSC 12.TYP 0.22 1.00 REI 12.TYP 4 97 3.5 ŝ our 8799 JOR -11-7 (b:/2/ · r/www and the 15; (1 0.17 0.09 0.09 0.05 0.08 0.08 0.20 6 por C ò Symbol SHO Ā Ŷ õ θ ā ž ΦŌ õ ∢ υ ō ū Ø م $\Box$ ū ά ഗ L. Л APPR. CHK. R&D TITLE: N.Q CAGE PLANE Е. Φ DATE €⊽ മ ž ЬÂÀ ₽ı₿ ā SECTION œ SECTION A-A \_\_\_\_\_ \_\_\_\_\_ Ō 5 T BASE METAL/ S WITH PLATING φ õ 0 √0 DATE BY: F00T. DESCRIPTION -C- SEATING PLANE DIMENSION & DCES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR CAN NOT BE LOCATED ON THE LOWER RADIUS OF THE THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP. DIMENSIONS D1 AND E1 D0 NOT INCLUDE MOLD PROTRUSION D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH. A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY. ш⊲ . BCD. EXACT SHAPE OF EACH CORNER IS OPTIONAL TO BE DETERMINED AT SEATING PLANE -C-ய் 🍕 REFERENCE DOCUMENT : JEDEC MS-026 $\triangleleft$ CONTROLLING DIMENSION : MILLIMETER. ⊲-2 <u>0.08</u> กิดออกกิดกิดกิดออกกิดอิก 17 nannandanannan **BUBURUNABURU** ام .€ 2 õ ۵ REV 0 2 PIN 1 IDENTIFIER CONTROLLED ę 3 ₿A1 NOTE A2 ⊲ $\triangleleft$ 1 $\triangleleft$ 1 \$ ۲. ø 4 СОРҮ

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM UNIPAC OPTOELECTRONICS CORP.

# H. Package information



SPEC NO.: 413-212-050 PAGE :26/33





SPEC NO. :413-212-050 PAGE :27/33





Fig.3 Sampling clock timing




SPEC NO. :413-212-050 PAGE :28/33






SPEC NO. :413-212-050 PAGE :29/33




SPEC NO. :413-212-050 PAGE :30/33






SPEC NO. :413-212-050 PAGE :31/33






SPEC NO. :413-212-050 PAGE :32/33





SPEC NO. :413-212-050 PAGE :33/33



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TPANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM UNIPAC OPTOELECTRONICS CORP.

ma and the

#### UNIPAC OPTOELECTRONICS CORPORATION TERMS AND CONDITIONS OF SALE

These Terms and Conditions of Sale apply to all items designed and/or made by Unipac Optoelectronics Corporation ("Unipac"), and Buyer agrees they apply to all such items.

1 ACCEPTANCE OF TERMS. BUYER ACCEPTS THESE TERMS (i) BY WRITTEN ACCEPTANCE (BY PURCHASE ORDER OR OTHERWISE), OR (ii) BY FAILURE TO RETURN GOODS SUPPLIED BY UNIPAC WITHIN 5 DAYS OF THEIR DELIVERY.

#### 2 DELIVERY

2.1 Delivery will be made Free Carrier (Incoterms 1990), Unipac's warehouse, Science-Based Industrial Park, Taiwan to a carrier designated in writing by Buyer, or if Buyer fails to designate a carrier, to a carrier designated by Unipac.

2.2 Title to the goods and the entire risk will pass to Buyer upon delivery to carrier.

2.3 Shipments are subject to availability. Unipac shall make every reasonable effort to meet the date(s) quoted or acknowledged; and if Unipac makes such effort, UNIPAC WILL NOT BE LIABLE FOR ANY DELAYS.

#### 3 TERMS OF PAYMENT

3.1 Unless otherwise stated on Unipac's quotation, all shipments shall be T/T in advance, by Letter of Credit at Sight, or pursuant to agreed prepayment terms. Unipac reserves the right to change credit terms at any time in its sole discretion.

3.2 Buyer guarantees prompt payment of all obligations accrued pursuant to purchase orders issued by Buyer.

#### 4 LIMITED WARRANTY

4.1 Unipac warrants that the goods sold will be free from defects in material and workmanship and comply with Unipac's applicable published specifications for a period of sixty (60) days from the date of Unipac's shipment.

4.2 Goods or parts which have been subject to abuse (including without limitation repeated or extended exposure to conditions at or near the limits of applicable absolute ratings) misuse, accident, alteration, neglect, or unauthorized repair or improper application are not covered by any warranty. No warranty is made with respect to custom products or goods produced to Buyer's specifications (unless specifically stated in writing signed by Unipac). Unipac shall not be responsible for defects or claims caused by acts not performed by Unipac; or by combination of goods with other things.

4.3 No warranty is made with respect to goods used in devices intended for use in applications where failure to perform when properly used can reasonably be expected to result in significant injury (including, without limitation, navigation, aviation, weaponry or nuclear equipment, or for surgical implant or to support or sustain life) and Buyer agrees to indemnify, defend, and hold harmless Unipac from all claims, damages and liabilities arising out of any such uses.

4.4 This Article 4 is the only warranty by Unipac with respect to goods and may not be modified or amended except in writing signed by an authorized officer of Unipac.

4.5 Buyer acknowledges and agrees that it is not relying on any applications, diagrams or circuits contained in any literature, and Buyer will test all parts and applications under extended field and laboratory conditions. Notwithstanding any cross-reference or any statements of compatibility, functionality, interchangeability, and the like, the goods may differ from similar goods from other vendors in performance, function or operation, and in areas not contained in the written specifications, or as to ranges and conditions outside such specifications; and Buyer agrees that there are no warranties and that Unipac is not responsible for such things.

4.6 REGARDLESS OF CAUSE OR REASON FOR DAMAGE (WHETHER ACCIDENT, NEGLIGENCE, OR OTHERWISE) UNIPAC SHALL HAVE NO LIABILITY (DIRECT, CONSEQUENTIAL OR OTHER) FOR, IN CONNECTION WITH OR ARISING FROM PROPERTY FURNISHED FOR USE AT OR LEFT AT UNIPAC; and by delivering or entrusting property to Unipac, Buyer expressly confirms this limitation. Notwithstanding this limitation, Unipac will replace, or pay the reasonable retooling costs to replace, masks damaged or destroyed as a result of Unipac's gross negligence or fault.

4.7 EXCEPT AS PROVIDED ABOVE, UNIPAC MAKES NO WARRANTIES OR CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY; AND UNIPAC EXPRESSLY EXCLUDES AND DISCLAIMS ANY WARRANTY OR CONDITION OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR PARTICULAR PURPOSE OR APPLICATION.

#### 5 LIMITATION OF LIABILITY

5.1 Unipac will not be liable for any loss, damage or penalty resulting from causes beyond its reasonable control, including but not limited to delay by others, force majeure, acts of God, material shortage or labor conditions. In any such event, the date(s) for Unipac's performance will be deemed extended for a period equal to any delay resulting.

5.2 THE LIABILITY OF UNIPAC ARISING OUT OF THIS AGREEMENT OR ANY GOODS SOLD WILL BE LIMITED TO REFUND OF THE PURCHASE PRICE OR (WITH UNIPAC'S PRIOR WRITTEN CONSENT) REPAIR OR REPLACEMENT OF PURCHASED GOODS (RETURNED TO UNIPAC FREIGHT PRE-PAID); OR IN THE EVENT OF A FAILURE OR BREACH BY UNIPAC REGARDING DELIVERY, AN AMOUNT EQUAL TO THE TOTAL PURCHASE PRICE OF THE GOODS THAT HAVE NOT BEEN DELIVERED DUE TO SUCH FAILURE.

5.3 Buyer will not return any goods without first obtaining a customer return order number.

5.4 AS A SEPARATE LIMITATION, IN NO EVENT WILL UNIPAC BE LIABLE (i) FOR COSTS OF SUBSTITUTE GOODS, (ii) FOR ANY SPECIAL, CONSEQUENTIAL, INCIDENTAL, RELIANCE OR INDIRECT DAMAGES, OR (iii) FOR LOSS OF USE, OPPORTUNITY, MARKET POTENTIAL, GOODWILL AND/OR PROFIT ON ANY THEORY (CONTRACT, TORT, FROM THIRD PARTY CLAIMS OR OTHERWISE). THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OR OF ANY FAILURE OR INADEQUACY OF ANY REMEDY.

THIS AGREEMENTSTATES THE ONLY AND EXCLUSIVE REMEDY FOR ANY AND ALL CLAIMS MADE AGAINST UNIPAC UNDER ANY AGREEMENT AND/OR WITH RESPECT TO PANELS, COMPONENTS, SERVICES AND/OR GOODS.

5.5 No action or proceeding may be commenced by either party against the other (other than to collect money due for goods delivered or services rendered), whether for breach, indemnification, contribution or otherwise, more than one year after delivery of the goods to the carrier; and no claim may be brought unless the non-claiming party has first been given commercially reasonable notice, a full written explanation of all pertinent details (including copies of all materials), and a good faith opportunity to resolve the matter.

5.6 BUYER EXPRESSLY AGREES TO THE LIMITATIONS OF ARTICLES 5, 8 AND 9 AND TO THEIR REASONABLENESS.

5.7 The exclusions and limitations of Articles 5, 8 and 9 will survive the termination of the applicable Agreements, and shall apply notwithstanding any claim of a failure of any one or more remedies to accomplish their purpose, and THE PARTIES EXPRESSLY WAIVE AND RELINQUISH ANY CONTRARY RIGHTS UNDER ANY AGREEMENT, AND/OR LAW, DECISION, CUSTOM OR PRACTICE.

#### 6 SUBSTITUTIONS AND MODIFICATIONS

Unipac may at any time make substitutions for product ordered which do not materially and adversely affect overall performance with the then current specifications in the typical and intended use. Unipac reserves the right to halt deliveries and shipments and alter specifications and prices without notice. Buyer shall verify that the literature and information is current before purchasing. Other changes to process and/or specifications by Unipac shall be pursuant to Unipac's standard ECN procedures.

#### 7 CANCELLATION

7.1 This Agreement may not be canceled by Buyer except with written consent by Unipac and Buyer's payment of reasonable cancellation charges (including but not be limited to expenses already incurred for labor and material, overhead, commitments made by Unipac, and a reasonable profit).

7.2 In no event will Buyer have rights in partially completed goods.

#### 8 INDEMNIFICATION

8.1 Unipac will, at its own expense, assist Buyer with technical support and information in connection with any claim that any parts as shipped by Unipac under this purchase order infringe any valid, enforceable, unexpired R.O.C. patent, copyright, or trademark, provided however, that Buyer (i) gives immediate written notice to Unipac, (ii) permits Unipac to participate and to defend if Unipac requests to do so, and (iii) gives Unipac all needed information, assistance and authority. However, Unipac will not be responsible for infringements resulting from anything not entirely manufactured by Unipac. Unipac will have no liability with respect to intellectual property matters arising out of products made to Buyer's specifications, code, or designs.

8.2 Except as expressly stated in this Article 8 or in another writing signed by an authorized officer, Unipac makes no representations and/or warranties with respect to intellectual and/or industrial property and/or with respect to claims of infringement.

8.3 Except as to claims Unipac agrees in writing to defend, BUYER WILL INDEMNIFY, DEFEND AND HOLD HARMLESS UNIPAC FROM ALL CLAIMS, COSTS, LOSSES, AND DAMAGES (INCLUDING ATTORNEYS FEES) AGAINST AND/OR ARISING OUT OF GOODS SOLD AND/OR SHIPPED HEREUNDER.

#### 9 NO CONFIDENTIAL INFORMATION

Unipac shall have no obligation to hold any information in confidence except as provided in a separate non-disclosure agreement signed by both parties.

#### **10 ENTIRE AGREEMENT**

These terms and conditions are the entire agreement between Unipac and Buyer, and no addition, deletion or modification shall be binding on Unipac unless expressly agreed to in a writing signed by an officer of Unipac. Buyer is not relying upon any warranty or representation except for those specifically stated here.

#### 11 APPLICABLE LAW

This Agreement and all performance and disputes arising out of or relating to goods involved will be governed by the laws of Taiwan, Republic of China, without reference to conflict of laws principles and excluding the U.N. Convention on Contracts for the International Sale of Goods. Buyer agrees at its sole expense to comply with all applicable laws in connection with the purchase, use or sale of the goods provided hereunder.

#### 12 DISPUTE RESOLUTION

12.1 Buyer and Unipac shall cooperate and attempt in good faith to resolve any and all disputes arising out of and/or relating to this Agreement and/or goods furnished pursuant to this Agreement.

12.2 Any disputes relating to and/or arising out of any Agreement and/or goods furnished pursuant to this Agreement that cannot be so resolved will be decided exclusively by binding arbitration. Such arbitration shall take place in Taipei, Taiwan pursuant to the Rules for International Arbitrations under the American Arbitration Association.

12.3 Notwithstanding anything to the contrary, any party may apply to any court of competent jurisdiction for interim injunctive relief with respect to irreparable harm which cannot be avoided and/or compensated by such arbitration proceedings, without breach of this Article 12 and without any abridgment of the powers of the arbitrators.

#### 13 ATTORNEYS' FEES

Reasonable attorneys' fees and costs will be awarded to the prevailing party in the event of litigation involving the enforcement or interpretation of this Agreement.



# **Unipac Optoelectronics Corp.**

No.5, Li-Hsin Road 6 , Science-Based Industrial Park, Hsin-Chu City, Taiwan, R.O.C.

Fax:886-3-5772545 Tel :886-3-5632899

> Unipac copyright 2000 All rights reserved , copying forbidden.

