查询3310-KS供应商

捷多邦,专业PCB打样工厂,24小时





Stereo Digital Volume Control

Features

- Complete Digital Volume Control 2 Independent Channels Serial Control 0.5 dB Step Size
- Wide Adjustable Range -95.5 dB Attenuation +31.5 dB Gain
- Low Distortion & Noise 0.001% THD+N 116 dB Dynamic Range
- Noise Free Level Transitions
- Channel-to-Channel Crosstalk Better Than 110 dB

Preliminary Product Information

30

7581

Crystal Semiconductor Corporation

General Description

The CS3310 is a complete stereo digital volume control designed specifically for audio systems. It features a 16-bit serial interface that controls two independent, low distortion audio channels.


The CS3310 includes an array of well-matched resistors and a low noise active output stage that is capable of driving a 600 Ω load. A total adjustable range of 127 dB, in 0.5 dB steps, is achieved through 95.5 dB of attenuation and 31.5 dB of gain.

The simple 3-wire interface provides daisy-chaining of multiple CS3310's for multi-channel audio systems.

The device operates from ±5V supplies and has an input/output voltage range of ±3.75V.

ORDERING INFORMATION:

Model	Temp. Range	Package Type
CS3310-KP	0° to 70° C	16-pin plastic DIP
CS3310-KS	0° to 70° C	16-pin plastic SOIC



This document contains information for a new product. Crystal Semiconductor reserves the right to modify this product without notice.

Copyright © Crystal Semiconductor Corporation 1993 (All Rights Reserved)

NOV '93 DS82PP2 7-11



ANALOG CHARACTERISTICS

(T_A = 25 °C, VA+, VD+ = 5V \pm 5%; VA- = -5V \pm 5%; R_L = 2k Ω ; C_L = 20 pF; 10 Hz to 20 kHz Measurement Bandwidth ; unless otherwise specified)

Parameter	Symbol	Min	Тур	Max	Unit
DC Characteristics				- · · · · · · · · · · · · · · · · · · ·	-I
Step Size		-	0.5	-	dB
Gain Error (31.5 dB Gain)		-	±0.05	-	dB
Gain Matching Between Channels		-	±0.05	- <u>-</u>	dB
Input Resistance	RIN	-	10	_	kΩ
Input Capacitance	CIN	-	10	_	pF
AC Characteristics		<u> </u>	L	<u> </u>	
Total Harmonic Distortion plus Noise (Vin = 2V _{rms} , 1 kHz)	THD+N	-	0.001	.0025	%
Dynamic Range		110	116	-	dB
Input/Output Voltage Range	-	(VA-)+1.25	-	(VA+)-1.25	v
Output Noise (Note 1)	· -	4.2	8.4	μVrm
Digital Feedthrough (Peak Component)		-80		-	dB
Interchannel Isolation (1kHz)		-100	-110	-	dB
Output Buffer		I,,,			
Offset Voltage (Note 1) Vos	-	0.25	0.75	mV
Load Capacitance		-	-	100	pF
Short Circuit Current		-	20		 mA
Unity Gain Bandwidth, Small Signal (Note 2)	2	-	-	MHz
Power Supplies	- 		l		
Supply Current (No Load, AIN = 0V)	IA+	-	5.0	8.0	mA
	IA-	-	5.0	8.0	mA
	ID+	-	350	800	μA
Power Consumption	PD	-	52.0	84.0	mW
Power Supply Rejection Ratio (250 Hz)	PSRR		80	-	dB

NOTE: 1. Measured with input grounded and Gain = 1. Will increase as a function of Gain settings >1.
2. This parameter is guaranteed by design and/or characterization.

CO MA



DIGITAL CHARACTERISTICS


(T_A = 25 °C, VA+ , VD+ = 5V \pm 5%, VA- = -5V \pm 5%)

Parameter	Symbol	Min	Тур	Max	Units
High-Level Input Voltage	VIH	2.0	-	VD+0.3	V
Low-Level Input Voltage	VIL	-0.3	-	+0.8	V
High-Level Output Voltage (I _O = 200µA)	VOH	VD-1.0	-	-	V
Low-Level Output Voltage (I _O = 3.2mA)	VOL	-	-	0.4	V
Input Leakage Current	l _{in}	-	1.0	10	μA

SWITCHING CHARACTERISTICS

(T_A = 25 °C; VA+, VD+ = +5V \pm 5%; VA- = -5V \pm 5%; C_L = 20 pF)

1	Symbol	Min	Тур	Max	Units	
Serial Clock	SCLK	0	-	4.2	MHz	
Serial Clock	Pulse Width High	tph	80	-	-	ns
	Pulse Width Low	^t pl	80	-	-	ns
MUTE	Pulse Width Low	-	2.0	-	-	ms
Input Timing						
SDATAI Set Up Time		tSDVS	20	-	-	ns
SDATAI Hold Time		^t SDH	20	-	-	ns
CS Valid to SCLK Ris	ing	tCSVS	30	· _	-	ns
SCLK Falling to CS H	igh	tLTH	35	-	-	ns
Output Timing						
CS Low to Output Act	ve	tCSH	-	-	35	ns
SCLK Falling to Data Valid		tSSD	•	-	60	ns
CS High to SDATAO I	nactive	tCSDH	-	-	100	ns



DS

ma P



RECOMMENDED OPERATING CONDITIONS

(DGND = 0V; all voltages with respect to ground)

Parameter	Symbol	Min	Тур	Max	Units
DC Power Supplies:					
Positive Digital	VD+	4.75	5.0	VA+	. v
Positive Analog	VA+	4.75	5.0	5.25	v
Negative Analog	VA-	-4.75	-5.0	-5.25	v
Ambient Operating Temperature:	T _A	0	25	70	°C

ABSOLUTE MAXIMUM RATINGS (AGND, DGND = 0V, all voltages with respect to ground.)

Parameter	Symbol	Min	Max	Units
DC Power Supplies:				
Positive Digital	VD+	-0.3	(VA+)+ 0.3	v
Positive Analog	VA+	-0.3	6.0	v
Negative Analog	VA-	0.3	-6.0	v
Input Current, Any Pin Except Supply	lin	-	±10	mA
Digital Input Voltage	VIND	-0.3	(VA+) + 0.3	v
Ambient Operating Temperature (power applied)	TA	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C




Figure 2. Recommended Connection Diagram



ERYSTAL

CS3310

GENERAL DESCRIPTION

The CS3310 is a stereo, digital volume control designed for audio systems. The levels of the left and right analog input channels are set by a 16bit serial data word; the first 8 bits address the right channel and the remaining 8 bits address the left channel. Resistor values are decoded to 0.5 dB resolution by an internal multiplexer for a total attenuation range of -95.5 dB. An output amplifier stage provides a programmable gain of up to 31.5 dB in 0.5 dB steps. This results in an overall 8-bit adjustable range of 127 dB.

The CS3310 operates from $\pm 5V$ supplies and accepts inputs up to $\pm 3.75V$. Once in operation, the CS3310 can be brought to a muted state with the mute pin, MUTE, or by writing all zeros to the volume control registers. The device contains a simple three wire serial interface which accepts 16-bit data. This interface also supports daisy-chaining capability.


SYSTEM DESIGN

Very few external components are required to support the CS3310. Normal power supply decoupling components are all that is required, as shown in Figure 2.

Serial Data Interface

The CS3310 has a simple, three wire interface that consists of three input pins: SDATAI, serial data input; SCLK, serial data clock and \overline{CS} , the chip select input. SDATAO, serial data output, enables the user to read the current volume setting or provide daisy-chaining of multiple CS3310's.

The 16-bit serial data is formatted MSB first and clocked into SDATAI by the rising edge of SCLK with \overline{CS} low as shown in Figure 3. The data is latched by the rising edge of \overline{CS} and the analog output levels of both left and right channels are set. The existing data in the volume control data register is clocked out SDATAO on the falling edge of SCLK. This data can be used to read current gain/attenuation levels or to daisy chain multiple CS3310's. See Figure 1 for proper setup and hold times for \overline{CS} , SDATAI, SCLK, and SDATAO. SCLK and SDATAI should be active only during volume setting operations to achieve optimum dynamic range



CRYSTAL

Daisy-chaining

Digitally controlled, multi-channel audio systems often result in complex address decoding which complicates PCB layout. This is greatly simplified with the daisy-chaining capability of the CS3310.

In single device operation, volume control data is loaded into the 16-bit shift register by holding the \overline{CS} pin low for sixteen SCLK pulses and then latched on the rising edge of \overline{CS} . The previous contents of the shift-register are shifted through the register and out SDATAO during the process.

Multi-channel operation can be implemented as shown in Figure 4 by connecting the SDATAO of device #1 to the SDATAI pin of device #2. In this manner multiple CS3310s can be loaded from a single serial data line without complex addressing schemes. Volume control data is loaded by holding \overline{CS} low for 16 x N SCLK pulses, where N is the number of devices in the chain. The 16 bits clocked into device #1 on SCLK pulses 1-16 are clocked into device #2 on SCLK pulses 17-32. The CS3310s are simultaneously updated on the rising edge of \overline{CS} following 16 x N SCLK pulses.

Changing the Analog Output Level

Care has been taken to ensure that there are no audible artifacts in the analog output signal during volume control changes. The gain/attenuation changes of the CS3310 occur at zero crossings to eliminate glitches during level transitions. The zero crossing for the left channel is the voltage potential at the AGNDL pin; the voltage potential at the AGNDR pin defines the right channel zero crossing.

A volume control change occurs after chip select latches the data in the volume control data register and two zero crossings are detected. If two zero crossings are not detected within 100ms of

7-






Figure 4. Daisy Chaining Diagram

the change in \overline{CS} , the new volume setting is implemented. The zero crossing enable pin, ZCEN, enables or disables the zero crossing detection function as well as the 100ms timeout circuit.

Input Code (Left or Right Channel)	Gain or Attenuation (dB)
1111111	+31.5
1111110	+31.0
•	•
• (•
11000000	0
•	•
0000010	-95.0
0000001	-95.5
0000000	Software Mute

Figure 5. Input Code Definition

CS3310



Analog Inputs and Outputs

The maximum input level is limited by the common-mode voltage capabilities of the internal op-amp. Signals approaching the analog supply voltages may be applied to the AIN pins if the internal attenuator limits the output signal to within 1.25 volts of the analog supply rails.

The outputs are capable of driving 600 ohm loads to within 1.25 volts of the analog supply rails and are short circuit protected to 20 mA.

As with any adjustable gain stage the affects of a DC offset at the input must be considered. Capacitively coupling the analog inputs may be required to prevent "clicks and pops" which occur with gain changes if an appreciable offset is present.

Mute

Muting can be achieved by either hardware or software control. Hardware muting is accomplished via the $\overline{\text{MUTE}}$ input and software muting by loading all zeroes into the volume control register.

 $\overline{\text{MUTE}}$ disconnects the internal buffer amplifiers from the output pins and terminates AOUTL and AOUTR with $10 \text{k}\Omega$ resistors to ground. The mute is activated with a zero crossing detection or a 100ms timeout to eliminate any audible "clicks" or "pops". MUTE also initiates an internal offset calibration.

A software mute is implemented by loading all zeroes into the volume control register. The internal amplifier is set to unity gain with the amplifier input connected to the maximum attenuation point of the resistive divider, AGND.

A "soft mute" can be accomplished by sequentially ramping down from the current volume control setting to the maximum attenuation code of all zeroes.

Power-Up Considerations

Upon initial application of power, the MUTE pin of the CS3310 should be set low to initiate a power-up sequence. This sequence sets the serial shift register and the volume control register to zero and performs an offset calibration. The device should remain muted until the supply voltages have settled to ensure an accurate calibration.

The offset calibration minimizes internally generated offsets and ignores offsets applied to the AIN pins. External clocks are not required for calibration.

Although the device is tolerant to power supply variation, the device will enter a hardware mute state if the power supply voltage drops below approximately ± 3.5 volts. A power-up sequence will be initiated if the power supply voltage returns to greater than ± 3.5 volts.

Grounding and Power Supply Decoupling

As with any high performance device which contains both analog and digital circuitry, careful attention to power supply and grounding arrangements must be observed to optimize performance. Figure 2 shows the recommended power arrangements with VA+ connected to a clean +5 volt supply and VA- connected to a clean -5 volt supply. VD+ powers the digital interface circuitry and should be powered from VA+ as shown to minimize latch-up possibilities. Decoupling capacitors should be located as near to the CS3310 as possible, see Figure 6.

The printed circuit board layout should have separate analog and digital regions with individual ground planes. The CS3310 should straddle the ground plane break with pins 1-8 residing in








Figure 6. Recommended 2-Layer PCB Layout

the digital region and pins 9-16 residing in the analog region as shown in Figure 6. Care should be taken to ensure that there is minimal resistance in the analog ground leads to the device to prevent any change in the defined attenuation settings. Extensive use of ground plane fill on both the analog and digital sections of the circuit board will yield large reductions in radiated noise effects. An applications note "Layout and Design Rules for Data Converters" is printed in the Application section of the Crystal data book and contains many guidelines for the optimum layout of mixed signal devices.

DS82PP2

7.

mai






Figure 7. Frequency Response Full scale Input

Figure 7 displays the CS3310 frequency response with a 3.75 Vp output.

Figure 8 shows the frequency response with a .375 Vp output.





Figure 9 is the Total Harmonic Distortion + Noise vs amplitude at 1 kHz. The upper trace is the THD+N vs amplitude of the CS3310.



CS3310

Figure 9. THD+N vs AMP

The lower trace is the THD+N of the Audio Precision System One generator output connected directly to the analyzer input. The System One panel settings are identical to the previous test. This indicates that the THD+N contribution of the Audio Precision actually degrades the measured performance of the CS3310 below 2.7 Vrms signal levels.




Figure 10. 20 kHz Crosstalk

Figure 10 is a 16k FFT plot demonstrating the crosstalk performance of the CS3310 at 20 kHz. Both channels were set to unity gain. The right channel input is grounded with the left channel driven to 2.65 Vrms output at 20 kHz. The FFT plot is of the right channel output. This indicates channel to channel crosstalk of -130 dB at 20 kHz.

7-19

m m




Figure 11 is a series of plots which display the unity-gain THD+N vs Frequency for 600 ohm, 2 kohm and infinite load conditions. The output was set to 2 Vrms. The Audio Precision System One was bandlimited to 22 kHz.

7

m




Figure 12. THD+N vs. Frequency Output levels of 1, 2 and 2.8 Vrms

Figure 12 is a series of plots which display the unity-gain THD+N vs Frequency for 1, 2 and 2.8 Vrms output levels. The output load was open circuit. The Audio Precision System One was bandlimited to 22 kHz.



CS3310



PIN DESCRIPTIONS



Left Channel Input Left Analog Ground Left Channel Output Negative Analog Power Positive Analog Power Right Channel Output Right Channel Output Right Channel Input

Power Supply Connections

VA+ - Positive Analog Power, Pin 12. Positive analog supply. Nominally +5 volts.

VA- - Negative Analog Power, Pin 13.

Negative analog supply. Nominally -5 volts.

- AGNDL Left Channel Analog Ground, Pin 15. Analog ground reference for the left channel.
- AGNDR Right Channel Analog Ground, Pin 10. Analog ground reference for the right channel.
- VD+ Positive Digital Power, Pin 4.

Positive supply for the digital section. Nominally +5 volts.

DGND - Digital Ground, Pin 5.

Digital ground for the digital section.

Analog Inputs and Outputs

AINL, AINR - Left and Right Channel Analog Inputs, Pins 16, 9.

Analog input connections for the left and right channels. Nominally ± 3.75 volts for a full scale input.

AOUTL, AOUTR - Left and Right Channel Analog Outputs, Pins 14, 11.

Analog outputs for the left and right channels. Nominally ± 3.75 volts for a full scale output.

CRYSTAL

Digital Pins

SDATAI - Serial Data Input, Pin 3.

Serial input data that sets the analog output level of the left and right channels. The data is formatted in a 16-bit word. The first eight bits clocked into this pin control the analog output level for the right channel, and the second eight bits clocked into the device control the analog output level for the left channel. The data is clocked into the CS3310 by the rising edge of SCLK.

SDATAO - Serial Data Output, Pin 7.

Serial output data that provides daisy-chaining of multiple CS3310's. This serial output will output the previous sixteen bits of volume control data that were clocked into the SDATAI pin.

SCLK - Serial Input Clock, Pin 6.

Serial clock that clocks in the individual bits of serial data from the SDATAI pin. This clock is also used to clock out the individual bits from the SDATAO pin. The SDATAI data is latched on the rising edge, and SDATAO data is clocked out on the falling edge.

$\overline{\text{CS}}$ - Chip Select, Pin 2.

When high, the SDATAO output is held in a high impedance state. A falling transition defines the start of the 16-bit volume control word into the device. The 16-bit input data is latched into the control register on the rising edge of \overline{CS} .

MUTE - Mute, Pin 8.

Forces both the left and right analog output channels to ground. An offset calibration is initiated following the low transition of \overline{MUTE} . Calibration requires a minimum mute period of 2ms.

ZCEN - Zero Crossing Enable, Pin 1.

This pin enables or disables the zero crossing detection and timeout function used during analog output level transitions. A high level on this pin enables the zero crossing detection function. A low level on this pin disables the zero crossing detection.

CRYSTAL


PARAMETER DEFINITIONS

Dynamic Range - Full scale (RMS) signal to broadband noise ratio. The broadband noise is measured over the specified bandwidth with the input grounded. Units in decibels.

Total Harmonic Distortion plus Noise - The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels.

Interchannel Isolation - A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with the input under test grounded and a full-scale signal applied to the other channel. Units in decibels.

DS





Evaluation Board for CS3310

Features

- Demonstrates recommended layout and grounding arrangements
- On-board or externally supplied system control
- Buffered PC Control Interface
- Digital and Analog Patch Areas


General Description

The CDB3310 evaluation board allows fast evaluation of the CS3310 stereo digital volume control. The board generates all control signals. Evaluation requires a lowdistortion signal source and a power supply.

The evaluation board may be configured to accept external timing signals for operation in a user application during system development. The CDB3310 also provides a PC compatible control port for user software development.

Analog inputs and outputs are standard RCA phono plugs.

ORDERING INFORMATION: CDB3310



Crystal Semiconductor Corporation


7501

m

Copyright © Crystal Semiconductor Corporation 1993 (All Rights Reserved)

CRYSTAL

MECHANICAL DATA



F→

MECHANICAL DATA

28 pin


DIP


L

Ceramic

Side-Brazed

κ





F

¥

Н

	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	6.10	6.60	0.240	0.260
B	9.14	10.2	0.360	0.400
С	0.38	1.52	0.015	0.060
D	2.54	BSC	0.100 BSC	
Ε	1.02	1.78	0.040	0.070
F	0.38	0.53	0.015	0.021
G	0.51	1.02	0.020	0.040
Н	3.81	5.08	0.150	0.200
J	2.92	3.43	0.115	0.135
K	0°	10°	0°	10°
L	7.62	7.62BSC		DBSC
M	0.20	0.38	0.008	0.015

MILLIMETERS

2.54 BSC

7.62BSC

MAX

6.60

19.30

2.89

1.78

0.53

1.02

5.08

3.43

10

0.38

MIN

6.10

18.80

1.32

1.02

0.38

0.51

3.81

2.92

0

0.20

DIM

Α

В

С

D

Ε

F

G

н

J

К

L

М

NOTES:


C→

D≯I≮

1. POSITIONAL TOLERANCE OF LEADS SHALL BE WITHIN 0.13MM (0.005") AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.







N	0	TI	ES:
NI	\sim	Т	-e.
IN	U		ΞЭ.

1. POSITIONAL TOLERANCE OF LEADS SHALL BE WITHIN 0.13MM (0.005") AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.

_			-
4		0	$\bigcirc \bigcirc$
	22-673		1 de la

INCHES

0.100 BSC

0.300BSC

0.008 0.015

MAX

0.260

0.760

0.035

0.070

0.021

0.040

0.200

0.135

10

MIN

0.240

0.015

0.040

0.015

0.020

0.150


0.115

0

0.740



MECHANICAL DATA




	MILLIM	ETERS	INC	IES
DIM	MIN	MAX	MIN	MAX
Α	6.10	6.60	0.240	0.260
В	31.37	32.13	1.235	1.265
С	1.65	2.16	0.065	0.085
D	2.54	BSC	0.100	BSC
E	1.02	1.52	0.040	0.060
F	0.36	0.56	0.014	0.022
G	0.51	1.02	0.020	0.040
Н	3.94	4.57	0.155	0.180
J	2.92	3.43	0.115	0.135
K	0°	15°	0°	15°
L	7.62 BSC		0.300	BSC
М	0.20	0.38	0.008	0.015

NOTES:

1. POSITIONAL TOLERANCE OF LEADS SHALL BE WITHIN 0.25MM (0.010") AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.



	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	13.72	14.22	0.540	0.560
В	36.45	37.21	1.435	1.465
C	1.65	2.16	0.065	0.085
D	2.54	BSC	0.100	BSC
E	1.02	1.52	0.040	0.060
F	0.36	0.56	0.014	0.022
G	0.51	1.02	0.020	0.040
н	3.94	5.08	0.155	0.200
J	2.92	3.43	0.115	0.135
K	0°	15°	0°	15°
L	15.24 BSC		0.600	BSC
M	0.20	0.38	0.008	0.015

NOTES:

M


1. POSITIONAL TOLERANCE OF LEADS SHALL BE WITHIN 0.25MM (0.010") AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.




MECHANICAL DATA



	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	5.25	5.30	0.207	0.209	
В	1.27 TYP		0.050 TYP		
С	7° NOM		7°NOM		
D	0.120	0.180	0.005	0.007	
Ε	1.80	1.86	0:071	0.073	
F	45° NOM		45 [°] NOM		
G	7 [°] NOM		7°NOM		
Η	0.195	0.205	0.0078	0.0082	
I	2°	4 °	2°	4 °	
J	-	-	-	-	
K	6.57	6.63	0.259	0.261	
L	7.85	7.95	0.308	0.312	

 ←−− A	
	⋽ <u>┎╫╫</u>
<u> </u>	<u></u> _
م میں م	
	L B B
• → • B	≁l← M
5 .	

ma Pe



-	MILLIN	IETERS	INC	HES	
pins	MIN	MAX	MIN	MAX	
16	9.91	10.41	0.390	0.410	
20	12.45	12.95	0.490	0.510	
24	14.99	15.50	0.590	0.610	
28	17.53	18.03	0.690	0.710	
	MILLIN	ETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	see table above				
В	1.27	BSC	0.050	BSC	
С	7 °	NOM	7°	NOM	
D	0.127	0.330	0.005	0.013	
E	2.41	2.67	0.095	0.105	
F	45°	NOM	45°	NOM	
G	7°	NOM	7 °	NOM	
H	0.203	0.381	0.008	0.015	
I	2°	8°	2 °	8°	
J	7.42	7.59	0.292	0.298	
К	8.76	9.02	0.345	0.355	
L	10.16	10.67	0.400	0.420	
М	0.33	0.51	0.013	0.020	

MD4


SOIC

11

D¥

erystal

MECHANICAL DATA



11

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

М


m




44 PIN QUAD FLATPACK

D

Е



44 Pin TQFP 1.4 mm Package Thickness MILLIMETERS INCHES DIM MIN MIN MAX MAX Α 11.75 12.25 0.463 0.482 0.390 0.398 В 9.90 10.10 ¢ 00 70 00 70 D 0.80 BSC 0.031 BSC E 0.35 BSC 0.014 BSC F 120 12⁰ 0.029 0.54 0.74 0.021 G 0.74 0.021 Н 0.54 0.029 I 1.35 1.50 0.053 0.059 J 0.05 0.002 κ 1.60 0.063



0.17

0.65

100

L

М

Ν

Ε

Ι

±ţG нŤ

20

0.35

0.102 MAX Lead Coplanarity


0.007

100

0.026

20

0.014



0


	64 Pin TQFP				
	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	12.00 BSC		0.472 BSC		
В	10.00 BSC		0.393 BSC		
С	0.50 BSC		0.020 BSC		
D	0.14	0.30	0.005	0.012	
Ε	0.95	1.12	0.037	0.044	
F	0.05	0.15	0.002	0.006	
G	1.00 BSC		0.039 BSC		
Н	0.45	0.75	0.018	0.030	
I	0.09	0.18	0.003	0.007	
J	. 0	7	0	7°	

MD4

MECHANICAL DATA



MECHANICAL DATA



M

ma Pe

	100-pin TQFP			
	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	15.75	16.25	0.620	0.640
В	13.90	14.10	0.547	0.555
C	0.50 BSC		0.020 BSC	
D	0.10	0.20	0.004	0.012
E	1.25	1.55	0.049	0.061
F	0.00	0.20	0.000	0.008
G	1.00 BSC		0.039 BSC	
н	0.35	0.65	0.014	0.026
1	0.077	0.177	0.003	0.007
J	0°	10°	0°	10°

.<u>E</u>