



# DATA SHEET

## SPHE8200A

---

### DVD Single Chip MPEG A/V Processor

***Preliminary***

OCT. 07, 2003

Version 0.2

## Table of Contents

	<u>PAGE</u>
<b>1. GENERAL DESCRIPTION</b> .....	<b>4</b>
<b>2. FEATURE</b> .....	<b>5</b>
<b>3. BLOCK DIAGRAM</b> .....	<b>6</b>
<b>4. SIGNAL DESCRIPTION</b> .....	<b>7</b>
4.1. PIN MAP .....	7
4.2. GROUP MAP .....	8
4.3. PIN DESCRIPTION .....	9
<b>5. FUNCTIONAL DESCRIPTIONS</b> .....	<b>18</b>
5.1. PLL AND CLOCKGEN .....	18
5.2. POWER CONTROL .....	18
5.3. EMBEDDED 32-BIT RISC CONTROLLER.....	18
5.4. RISC INTERFACE .....	19
5.5. ROM/FLASH/SRAM CONTROLLER.....	20
5.6. RISC MEMORY INTERFACE .....	20
5.7. PERIPHERAL CONTROL INTERFACE .....	20
5.8. CSS/CPPM SUPPORT.....	20
5.9. MPEG VIDEO DECODER.....	20
5.10. GRAPHICS ENGINE BONDYPRO®.....	21
5.11. VIDEO POST PROCESSING .....	21
5.12. AUDIO DSP .....	21
5.13. AUDIO INTERFACE .....	22
5.14. INTEGRATED AUDIO QUALITY ADC .....	22
5.15. I/O PROCESSOR.....	22
5.16. SDRAM CONTROLLER .....	22
5.17. SUB-PICTURE DECODER .....	22
5.18. ON SCREEN DISPLAY .....	22
5.19. DISPLAY INTERFACE.....	22
5.20. VIDEO DAC .....	23
5.21. ATAPI INTERFACE .....	23
5.22. GPIO .....	23
5.23. UART .....	23
<b>6. ELECTRICAL SPECIFICATIONS</b> .....	<b>24</b>
6.1. ABSOLUTE MAXIMUM RATINGS .....	24
6.2. DC OPERATING CONDITIONS.....	24
6.3. CAPACITANCE.....	24
6.4. AC CHARACTERISTICS.....	25
6.4.1. SDRAM interface timing diagrams .....	25
6.4.2. ROM / flash interface timing diagrams.....	26
6.4.3. Audio interface timing diagrams .....	27
6.4.4. Video timing diagrams.....	28
<b>7. REGISTER LIST</b> .....	<b>30</b>
<b>8. PACKAGE/PAD LOCATION</b> .....	<b>38</b>



---

8.1. OUTLINE DIMENSIONS.....	38
9. DISCLAIMER.....	39
10. REVISION HISTORY.....	40

Sunplus Confidential  
For SUNNIC TECHNOLOGY  
& MERCHANDISE INC  
USE ONLY

## DVD SINGLE CHIP MPEG A/V PROCESSOR

### 1. GENERAL DESCRIPTION

SPHE8200A A/V decoder is a single-chip integrated DVD A/V decoder. It performs real-time decoding and playback of ISO/IEC 11172 MPEG1 and 13818 MPEG2 stream for multiple bitstream sources.

SPHE8200A supports DVD-Video, DVD-Audio, Super Video CD, Video CD, CD-DA, HDCD, OKO, CD-ROM different disc formats.

SPHE8200A is designed to maximize system performance with minimum cost. For typical DVD application it integrates DVD/CD servo controller, multi-channel multi-format TV-encoder and audio quality ADC, with high quality 5.1ch Audio, or low cost 2-ch AC3 system.


SPHE8200A supports Dolby Digital, DTS, MPEG/II Layer1/2, PCM, LPCM, WMA audio playback.

SPHE8200A also combines all the functions required for a high-performance progressive-scan DVD system. Built-in de-interlacing hardware allows high quality DVD playback. The embedded digital audio decoder is able to support key control and audio sound effects for Karaoke.

In addition to that SPHE8200A includes a flexible 2D graphics engine for high quality user interface and other applications. Complex application could be built using this platform easily.

Development tools of SPHE8200A include complete compiler tools, programming guide and system application libraries.


Application utilizing the SPHE8200A is presented below:



## 2.FEATURE


- Single Chip Integrated DVD Servo and A/V Decoder
- Integrated DVD/CD Servo Controller
  - Support 1x ~ 2x DVD format reading
  - Support 1x ~ 16x CD format reading
- Embedded 32-bit RISC Processor without external host controller
- Embedded Audio Processor supports multiple audio standards
- Embedded I/O processor supports programmable interface control
- Embedded TV encoder with multi-channel built-in high-speed video DAC supports various display standards
- Embedded audio ADC supports stereo analog audio input
- Built-in system PLL and audio PLL generate all clock sources required from single 27MHz input
- Support following disc format:
  - DVD Navigation 1.0
  - DVD audio
  - SVCD (Chaoji VCD)
  - OKO disc
  - VCD 2.0/1.1/1.0
  - CDDA / HDCD
  - CDROM (game, WMA and JPEG disc)
- CSS/CPPM hardware
  - Built-in CSS hardware
  - Built-in CPPM C2\_DCBC and C2\_D/C2\_D function
- Video Decoder
  - Real time MPEG2 MP@ML decoding
  - Real time MPEG1 D1 (720x480x30 /720x576x25) decoding
  - Hardware accelerated JPEG decoding
  - Advanced decoding and display control
- Sub-picture Decoder
  - Advanced Sub-Picture Decoder for DVD SVCD and OKO
  - Support hardware vertical scaling
- Audio Decoder
  - Flexible Programmable DSP Architecture
  - Embedded high resolution audio quality ADC
  - Support CDDA, HDCD, and DVD-Audio
  - Support LPCM, PCM, and WMA playback
  - Support MPEGI/II layer 1/2 and MPEG 2.5 playback (with optional down-mixing)
  - Support Dolby Digital AC3 5.1ch / DTS 5.1ch playback (with optional down-mixing)
  - Support Key Shift of 2 channels
  - Support equalization, reverb and special sound field
- SDRAM controller
  - High Performance SDRAM controller
  - Support 16 or 32 bit operation
- Support up to 4 SDRAM devices
- Support 16M/64M/128M/256M SDRAM devices
- Graphics
  - Embedded 2D Graphics Accelerator
  - BitBlit, line, triangle drawing support
- Display
  - De-interlacing of interlaced video source
  - Flexible vertical interpolation
  - Flexible horizontal interpolation with optional CIF filter
  - Powerful cropping and panning effect
  - Support YUV422, 8-bit indexed color or 16-bit direct color format
- OSD
  - Multiple OSD regions with different formats
  - Support 4/16/256 indexed color
  - Support 16/24-bit direct color
  - Support x2/x3/x4 horizontal scaling
- Embedded TV encoder
  - Simultaneous multi-channel output
  - Support 480i/480p/576i/576p format
  - Support 640x480 VGA / 800x600 SVGA format
  - Support CVBS output
  - Support SVideo, Component (YUV / YPbPr) or RGB output
  - Macrovision 7.01 and Macrovision AGC v1.03 copy protection
- Interface
  - 27MHz crystal driver
  - 16/32-bit SDRAM interface
  - 8/16-bit ROM/FLASH/SRAM interface
  - UART ports
  - IR and VFD support
  - Video DAC analog output
  - Simultaneous 10-channel audio DAC output
  - IEC958/SPDIF digital input / output
  - Analog audio input
  - External ADC digital input interface (optional)
  - Optional ATAPI and I2S interface support
  - Optional Parallel Port interface support
- Low power
  - Advanced low power design
  - Selective standby mode
  - Programmable low speed operation
- Technology
  - Advanced CMOS technology
  - 216pin LQFP package
  - 3v (I/O) and 1.8v (kernel) power supplies
  - 5v I/O tolerance

**3. BLOCK DIAGRAM**




4. SIGNAL DESCRIPTION

4.1. Pin Map



**4.2. Group Map**





**4.3. Pin Description**

Signal	Pin	State	Description
<b>Supply Pins (51)</b>			
VSS_K*	30, 47, 79, 100, 124, 142	S	Ground pins for chip kernel logic
VSS_O*	36, 63, 90, 107, 116, 132, 152	S	Ground pins for chip output
VSS_K6/O7	172	S	Shared ground pin
VDD_K*	24, 42, 76, 95, 120, 137, 177	S	1.8V power supply pins for chip kernel logic and input pre-driver
VDD_O*	32, 55, 85, 105, 112, 128, 147, 167,	S	3.3V power supply pins for output pins
VSS_PLLV	73	S	Ground pin for system PLL
VDD_PLLV	72	S	1.8V power supply pin for system PLL
VSS_PLLA	75	S	Ground pin for audio PLL
VDD_PLLA	74	S	3.3V power supply pin for audio PLL
VDD_TVA*	183, 187, 191	S	3.3V power supply pin for TV DAC
VSS_TVA*	184, 188, 192	S	Ground pin for TV DAC
VSS_ADA	162	S	Ground pin for on-chip audio ADC
VDD_ADA	161	S	3.3V power supply pin for on-chip audio ADC
PWM_VSS	201	S	Servo PWM ground (digital)
PWM_VDD	194	S	Servo PWM 3.3V power (digital)
DA_VSS	202	S	Servo DAC ground
DA_VDD	205	S	Servo DAC 3.3V power
PLLVDD	213	S	Servo PLL 3.3V power
PLLVSS	216	S	Servo PLL ground
SVSS	6	S	Servo analog ground
SVDD	4	S	Servo analog 3.3V power
ADVSS	18	S	Servo ADC ground
ADVDD	11	S	Servo ADC 3.3V power
<b>System Control Pin</b>			
RST_B	33	I	System reset (active low reset)
<b>ROM / SRAM / Flash Interface (33)</b>			
R_A[8]	34	O	ROM / SRAM / flash address bus bit [8]
R_A[9]	35	O	ROM / SRAM / flash address bus bit [9]
R_A[10]	37	O	ROM / SRAM / flash address bus bit [10]
R_A[11]	38	O	ROM / SRAM / flash address bus bit [11]
R_A[12]	39	O	ROM / SRAM / flash address bus bit [12]
R_A[13]	40	O	ROM / SRAM / flash address bus bit [13]
R_A[14]	41	O	ROM / SRAM / flash address bus bit [14]
R_A[15]	43	O	ROM / SRAM / flash address bus bit [15]
R_D[7]	44	I/O	ROM / SRAM / flash data bus [7]
R_D[6]	45	I/O	ROM / SRAM / flash data bus [6]

Signal	Pin	State	Description								
R_D[5]	46	I/O	ROM / SRAM / flash data bus [5]								
R_D[4]	48	I/O	ROM / SRAM / flash data bus [4]								
R_D[3]	49	I/O	ROM / SRAM / flash data bus [3]								
R_D[2]	50	I/O	ROM / SRAM / flash data bus [2]								
R_D[1]	51	I/O	ROM / SRAM / flash data bus [1]								
R_D[0]	52	I/O	ROM / SRAM / flash data bus [0]								
R_A[0]	53	O	ROM / SRAM / flash address bus bit [0]								
R_A[1]	54	O	ROM / SRAM / flash address bus bit [1]								
R_A[2]	56	O	ROM / SRAM / flash address bus bit [2]								
R_A[3]	57	O	ROM / SRAM / flash address bus bit [3]								
R_A[4]	58	O	ROM / SRAM / flash address bus bit [4]								
R_A[5]	59	O	ROM / SRAM / flash address bus bit [5]								
R_A[6]	60	O	ROM / SRAM / flash address bus bit [6]								
R_A[7]	61	O	ROM / SRAM / flash address bus bit [7]								
R_A[16]	62	O	ROM / SRAM / flash address bus bit [16]								
R_A[17]	64	O	ROM / SRAM / flash address bus bit [17]								
R_A[18]	65	O	ROM / SRAM / flash address bus bit [18]								
R_A19/GPIO	66	I/O	ROM / SRAM / flash address bus bit 19 or GPIO <table border="1" data-bbox="678 1086 1236 1243"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg0[0]=1'b1</td> <td>R_A19 (default)</td> </tr> <tr> <td>sft_cfg2[4:2]=3'b010</td> <td>UART0 TX</td> </tr> <tr> <td>(other)</td> <td>GPIO[32]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg0[0]=1'b1	R_A19 (default)	sft_cfg2[4:2]=3'b010	UART0 TX	(other)	GPIO[32]
Priority selection	Function										
sft_cfg0[0]=1'b1	R_A19 (default)										
sft_cfg2[4:2]=3'b010	UART0 TX										
(other)	GPIO[32]										
R_OE_B/GPIO	67	I/O	ROM / SRAM / flash output enable or GPIO <table border="1" data-bbox="678 1355 1236 1512"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg1[4]=1'b1</td> <td>R_OE_B (default)</td> </tr> <tr> <td>sft_cfg4[2:0]=3'b100</td> <td>DSP FL0</td> </tr> <tr> <td>(other)</td> <td>GPIO[33]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg1[4]=1'b1	R_OE_B (default)	sft_cfg4[2:0]=3'b100	DSP FL0	(other)	GPIO[33]
Priority selection	Function										
sft_cfg1[4]=1'b1	R_OE_B (default)										
sft_cfg4[2:0]=3'b100	DSP FL0										
(other)	GPIO[33]										
R_WE_B/GPIO	68	I/O	ROM / SRAM / flash write strobe or GPIO <table border="1" data-bbox="678 1624 1236 1780"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg1[5]=1'b1</td> <td>R_WE_B (default)</td> </tr> <tr> <td>sft_cfg4[5:3]=3'b100</td> <td>DSP FL1</td> </tr> <tr> <td>(other)</td> <td>GPIO[34]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg1[5]=1'b1	R_WE_B (default)	sft_cfg4[5:3]=3'b100	DSP FL1	(other)	GPIO[34]
Priority selection	Function										
sft_cfg1[5]=1'b1	R_WE_B (default)										
sft_cfg4[5:3]=3'b100	DSP FL1										
(other)	GPIO[34]										

Signal	Pin	State	Description	
R_CS1_B/GPIO	69	I/O	ROM / SRAM / flash chip select #1 (first device) or GPIO	
			<b>Priority selection</b>	<b>Function</b>
			sft_cfg1[0]=1'b1	R_CS1_B (default)
			(other)	GPIO[13]
R_CS2_B/GPIO	70	I/O	ROM / SRAM / flash chip select #2 or GPIO	
			<b>Priority selection</b>	<b>Function</b>
			sft_cfg1[1]=1'b1	R_CS2_B (default)
			sft_cfg4[8:6]=3'b100	DSP FL2
(other)	GPIO[35]			
R_CS3_B/GPIO	71	I/O	ROM / SRAM / flash chip select #3 or GPIO	
			<b>Priority selection</b>	<b>Function</b>
			sft_cfg1[2]=1'b1	R_CS3_B (default)
			sft_cfg4[11:9]=3'b100	DSP FLAGOUT
(other)	GPIO[36]			
<b>Crystal / Clock Pins (2)</b>				
CLKIN	78	I	Clock input / crystal in (XTALI)	
CLKOUT	77	O	Clock output / crystal out (XTALO)	
<b>SDRAM Interface Pins (57)</b>				
M_DD[7]	80	I/O	SDRAM data bus [7]	
M_DD[6]	81	I/O	SDRAM data bus [6]	
M_DD[5]	82	I/O	SDRAM data bus [5]	
M_DD[4]	83	I/O	SDRAM data bus [4]	
M_DD[3]	84	I/O	SDRAM data bus [3]	
M_DD[2]	86	I/O	SDRAM data bus [2]	
M_DD[1]	87	I/O	SDRAM data bus [1]	
M_DD[0]	88	I/O	SDRAM data bus [0]	
M_WE_B	89	O	SDRAM write enable / row precharge	
M_CAS_B	91	O	SDRAM column address strobe	
M_RAS_B	92	O	SDRAM row address strobe / precharge	
M_CS_B	93	O	SDRAM chip select	
M_BA0	94	O	SDRAM bank select address [0]	
M_DD[15]	96	I/O	SDRAM data bus [15]	
M_DD[14]	97	I/O	SDRAM data bus [14]	
M_DD[13]	98	I/O	SDRAM data bus [13]	
M_DD[12]	99	I/O	SDRAM data bus [12]	
M_DD[11]	101	I/O	SDRAM data bus [11]	

Signal	Pin	State	Description						
M_DD[10]	102	I/O	SDRAM data bus [10]						
M_DD[9]	103	I/O	SDRAM data bus [9]						
M_DD[8]	104	I/O	SDRAM data bus [8]						
M_CLKO	106	O	SDRAM clock output						
M_CKE	108	O	SDRAM clock enable						
M_A[11]/GPIO	109	I/O	SDRAM address bus [11] or GPIO <table border="1" data-bbox="678 611 1235 730"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg6[4]=1'b1</td> <td>M_A[11] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[14]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg6[4]=1'b1	M_A[11] (default)	(other)	GPIO[14]
Priority selection	Function								
sft_cfg6[4]=1'b1	M_A[11] (default)								
(other)	GPIO[14]								
M_A[9]	110	O	SDRAM address bus [9]						
M_A[8]	111	O	SDRAM address bus [8]						
M_A[7]	113	O	SDRAM address bus [7]						
M_A[6]	114	O	SDRAM address bus [6]						
M_A[5]	115	O	SDRAM address bus [5]						
M_A[4]	117	O	SDRAM address bus [4]						
M_DQM1	118	O	SDRAM data input/output mask for M_DD[15:8]						
M_DQM0	119	O	SDRAM data input/output mask for M_DD[7:0]						
M_BA1	121	O	SDRAM bank select address [1] <table border="1" data-bbox="678 1155 1235 1274"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg6[6]=1'b1</td> <td>M_BA1</td> </tr> <tr> <td>(other)</td> <td>GPIO[15]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg6[6]=1'b1	M_BA1	(other)	GPIO[15]
Priority selection	Function								
sft_cfg6[6]=1'b1	M_BA1								
(other)	GPIO[15]								
M_A[10]	122	O	SDRAM address bus [10]						
M_A[0]	123	O	SDRAM address bus [0]						
M_A[1]	125	O	SDRAM address bus [1]						
M_A[2]	126	O	SDRAM address bus [2]						
M_A[3]	127	O	SDRAM address bus [3]						
M_DD[31]	129	I/O	SDRAM data bus bit 31						
M_DD[30]	130	I/O	SDRAM data bus bit 30						
M_DD[29]	131	I/O	SDRAM data bus bit 29						
M_DD[28]	133	I/O	SDRAM data bus bit 28						
M_DD[27]	134	I/O	SDRAM data bus bit 27						
M_DD[26]	135	I/O	SDRAM data bus bit 26						
M_DD[25]	136	I/O	SDRAM data bus bit 25						
M_DD[24]	138	I/O	SDRAM data bus bit 24						
M_DQM3/GPIO	139	I/O	SDRAM data input/output mask for M_DD[31:24]						
M_DQM2/GPIO	140	I/O	SDRAM data input/output mask for M_DD[23:16]						
M_DD[23]	141	I/O	SDRAM data bus bit 23						
M_DD[22]	143	I/O	SDRAM data bus bit 22						

Signal	Pin	State	Description						
M_DD[21]	144	I/O	SDRAM data bus bit 21						
M_DD[20]	145	I/O	SDRAM data bus bit 20						
M_DD[19]	146	I/O	SDRAM data bus bit 19						
M_DD[18]	148	I/O	SDRAM data bus bit 18						
M_DD[17]	149	I/O	SDRAM data bus bit 17						
M_DD[16]	150	I/O	SDRAM data bus bit 16						
M_A[12]/GPIO	151	I/O	SDRAM address bus [12] or GPIO <table border="1" data-bbox="678 651 1235 770"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg6[5]=1'b1</td> <td>M_A[12] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[18]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg6[5]=1'b1	M_A[12] (default)	(other)	GPIO[18]
Priority selection	Function								
sft_cfg6[5]=1'b1	M_A[12] (default)								
(other)	GPIO[18]								
<b>Audio Interface (10)</b>									
A_DATA[4] / GPIO	163	I/O	Serial audio data output for channel 9/8 or GPIO <table border="1" data-bbox="678 920 1235 1039"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[5]=1'b1</td> <td>A_DATA[4] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[57]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[5]=1'b1	A_DATA[4] (default)	(other)	GPIO[57]
Priority selection	Function								
sft_cfg3[5]=1'b1	A_DATA[4] (default)								
(other)	GPIO[57]								
A_IEC_RX/GPIO	164	I/O	IEC-958 receive data <table border="1" data-bbox="678 1151 1235 1270"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[7]=1'b1</td> <td>A_IEC_RX (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[58]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[7]=1'b1	A_IEC_RX (default)	(other)	GPIO[58]
Priority selection	Function								
sft_cfg3[7]=1'b1	A_IEC_RX (default)								
(other)	GPIO[58]								
A_IEC_TX/GPIO	165	I/O	IEC-958 transmit data <table border="1" data-bbox="678 1382 1235 1500"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[7]=1'b1</td> <td>A_IEC_TX (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[19]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[7]=1'b1	A_IEC_TX (default)	(other)	GPIO[19]
Priority selection	Function								
sft_cfg3[7]=1'b1	A_IEC_TX (default)								
(other)	GPIO[19]								
A_DATA[0] / GPIO	166	I/O	Serial audio data output for channel 1/0 or GPIO <table border="1" data-bbox="678 1612 1235 1731"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[7]=1'b1</td> <td>A_DATA[0] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[20]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[7]=1'b1	A_DATA[0] (default)	(other)	GPIO[20]
Priority selection	Function								
sft_cfg3[7]=1'b1	A_DATA[0] (default)								
(other)	GPIO[20]								
A_DATA[1] / GPIO	168	I/O	Serial audio data output for channel 3/2 or GPIO <table border="1" data-bbox="678 1843 1235 1962"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[7]=1'b1</td> <td>A_DATA[1] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[21]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[7]=1'b1	A_DATA[1] (default)	(other)	GPIO[21]
Priority selection	Function								
sft_cfg3[7]=1'b1	A_DATA[1] (default)								
(other)	GPIO[21]								

Signal	Pin	State	Description																
A_DATA[2] / GPIO	169	I/O	Serial audio data output for channel 5/4 or GPIO <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[3]=1'b1</td> <td>A_DATA[2] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[59]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[3]=1'b1	A_DATA[2] (default)	(other)	GPIO[59]										
Priority selection	Function																		
sft_cfg3[3]=1'b1	A_DATA[2] (default)																		
(other)	GPIO[59]																		
A_DATA[3] / GPIO	170	I/O	Serial audio data output for channel 7/6 or GPIO <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[4]=1'b1</td> <td>A_DATA[3] (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[60]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[4]=1'b1	A_DATA[3] (default)	(other)	GPIO[60]										
Priority selection	Function																		
sft_cfg3[4]=1'b1	A_DATA[3] (default)																		
(other)	GPIO[60]																		
A_LRCK/GPIO	171	I/O	PCM data output L/R strobe <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[6]=1'b1</td> <td>A_LRCK (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[61]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[6]=1'b1	A_LRCK (default)	(other)	GPIO[61]										
Priority selection	Function																		
sft_cfg3[6]=1'b1	A_LRCK (default)																		
(other)	GPIO[61]																		
A_BCK/GPIO	173	I/O	PCM bit clock <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[7]=1'b1</td> <td>A_BCK (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[22]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[7]=1'b1	A_BCK (default)	(other)	GPIO[22]										
Priority selection	Function																		
sft_cfg3[7]=1'b1	A_BCK (default)																		
(other)	GPIO[22]																		
A_XCK/GPIO	174	I/O	Audio over-sampling clock <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg3[7]=1'b1</td> <td>A_XCK (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[23]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg3[7]=1'b1	A_XCK (default)	(other)	GPIO[23]										
Priority selection	Function																		
sft_cfg3[7]=1'b1	A_XCK (default)																		
(other)	GPIO[23]																		
<b>GPIO (7)</b>																			
GPIO	31	I/O	GPIO pin <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg2[8:5]=4'b1110</td> <td>UART1_TX</td> </tr> <tr> <td>sft_cfg1[6]=1'b1</td> <td>ISA_CH_RDY</td> </tr> <tr> <td>sft_cfg5[2:0]=3'b011</td> <td>DSP_IRQE</td> </tr> <tr> <td>sft_cfg5[8:6]=3'b011</td> <td>RI_INT[12]</td> </tr> <tr> <td>sft_cfg5[11:9]=3'b011</td> <td>RISC_INT[3]</td> </tr> <tr> <td>sft_cfg5[14:12]=3'b011</td> <td>RISC_INTE[1]</td> </tr> <tr> <td>(other)</td> <td>GPIO[4] (default)</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg2[8:5]=4'b1110	UART1_TX	sft_cfg1[6]=1'b1	ISA_CH_RDY	sft_cfg5[2:0]=3'b011	DSP_IRQE	sft_cfg5[8:6]=3'b011	RI_INT[12]	sft_cfg5[11:9]=3'b011	RISC_INT[3]	sft_cfg5[14:12]=3'b011	RISC_INTE[1]	(other)	GPIO[4] (default)
Priority selection	Function																		
sft_cfg2[8:5]=4'b1110	UART1_TX																		
sft_cfg1[6]=1'b1	ISA_CH_RDY																		
sft_cfg5[2:0]=3'b011	DSP_IRQE																		
sft_cfg5[8:6]=3'b011	RI_INT[12]																		
sft_cfg5[11:9]=3'b011	RISC_INT[3]																		
sft_cfg5[14:12]=3'b011	RISC_INTE[1]																		
(other)	GPIO[4] (default)																		

Signal	Pin	State	Description						
IR_IN/TDM_DR	153	I/O	GPIO (for IR) or TDM data receive <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg4[14:13]=2'b10</td> <td>TDM_DR</td> </tr> <tr> <td>(other)</td> <td>GPIO[53] (default)</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg4[14:13]=2'b10	TDM_DR	(other)	GPIO[53] (default)
Priority selection	Function								
sft_cfg4[14:13]=2'b10	TDM_DR								
(other)	GPIO[53] (default)								
VFD_CLK/TDM_DX	154	I/O	GPIO (for VFD clock) or TDM data transmit This pin must be pull-high to 3.3v. <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg4[14:13]=2'b10</td> <td>TDM_DX</td> </tr> <tr> <td>(other)</td> <td>GPIO[54] (default)</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg4[14:13]=2'b10	TDM_DX	(other)	GPIO[54] (default)
Priority selection	Function								
sft_cfg4[14:13]=2'b10	TDM_DX								
(other)	GPIO[54] (default)								
VFD_STB/TDM_FSX	155	I/O	GPIO (for VFD strobe) or TDM frame sync This pin must be pull-high to 3.3v. <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg4[14:13]=2'b10</td> <td>TDM_FSXR</td> </tr> <tr> <td>(other)</td> <td>GPIO[55] (default)</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg4[14:13]=2'b10	TDM_FSXR	(other)	GPIO[55] (default)
Priority selection	Function								
sft_cfg4[14:13]=2'b10	TDM_FSXR								
(other)	GPIO[55] (default)								
VFD_DATA/TDM_CLK	156	I/O	GPIO (for VFD data) or TDM clock This pin must be pull-high to 3.3v. <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg4[14:13]=2'b10</td> <td>TDM_CLK</td> </tr> <tr> <td>(other)</td> <td>GPIO[56] (default)</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg4[14:13]=2'b10	TDM_CLK	(other)	GPIO[56] (default)
Priority selection	Function								
sft_cfg4[14:13]=2'b10	TDM_CLK								
(other)	GPIO[56] (default)								
UA0_RX/GPIO	175	I/O	UART #0 data receive or GPIO <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg2[4:2]=3'b101</td> <td>UART0_RX (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[62]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg2[4:2]=3'b101	UART0_RX (default)	(other)	GPIO[62]
Priority selection	Function								
sft_cfg2[4:2]=3'b101	UART0_RX (default)								
(other)	GPIO[62]								
UA0_TX/GPIO	176	I/O	UART #0 data transmit or GPIO <table border="1"> <thead> <tr> <th>Priority selection</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>sft_cfg2[4:2]=3'b101</td> <td>UART0_TX (default)</td> </tr> <tr> <td>(other)</td> <td>GPIO[63]</td> </tr> </tbody> </table>	Priority selection	Function	sft_cfg2[4:2]=3'b101	UART0_TX (default)	(other)	GPIO[63]
Priority selection	Function								
sft_cfg2[4:2]=3'b101	UART0_TX (default)								
(other)	GPIO[63]								
<b>Audio ADC pins (4)</b>									
AIN/AIN_L AI_BCK	157	A	ADC input (left channel, with OP) (bonding option) Digital audio input interface bit clock						



Signal	Pin	State	Description
ATO AI_LRCK	158	A	ADC OP output. When not used, connect a 0.1uF to ground. (bonding option) Digital audio input interface L/R strobe
AIN_R AI_DATA	159	A	ADC input (right channel) (bonding option) Digital audio input interface data
VM	160	A	ADC input voltage reference. When not used, connect a 0.1uF to ground.
<b>TV DAC (10)</b>			
V_COMP	178	A	Compensation pin. A 0.1pF ceramic capacitor must be used to bypass this pin to VSSA. The lead length must be kept as short as possible to avoid noise.
V_BIAS	179		
V_FSADJ	180	A	Full-Scale adjustment control pin. The full-scale current of D/A converters can be adjusted by connecting a resistor ( $R_{SET}$ ) between this pin and ground.
V_REFOUT	181	A	Voltage reference output. It generates typical 1.2V voltage reference and may be used to drive V_REFIN pin directly.
V_DAC[0]	182	A	Video DAC output #0. This is a high-impedance current source output. These outputs can drive a 37.5 $\Omega$ load directly.
V_DAC[1]	185	A	Video DAC output #1. This is a high-impedance current source output. These outputs can drive a 37.5 $\Omega$ load directly.
V_DAC[2]	186	A	Video DAC output #2. This is a high-impedance current source output. These outputs can drive a 37.5 $\Omega$ load directly.
V_DAC[3]	189	A	Video DAC output #3. This is a high-impedance current source output. These outputs can drive a 37.5 $\Omega$ load directly.
V_DAC[4]	190	A	Video DAC output #4. This is a high-impedance current source output. These outputs can drive a 37.5 $\Omega$ load directly.
V_DAC[5]	193	A	Video DAC output #5. This is a high-impedance current source output. These outputs can drive a 37.5 $\Omega$ load directly.
<b>Servo Digital Interface (16)</b>			
TRAY_OUT	195		(Servo digital pins)
SC1_OUT	196		(Servo digital pins)
SPDC_OUT	197		(Servo digital pins)
SC_OUT	198		(Servo digital pins)
DMEA	199		(Servo digital pins)
FGIN	200		(Servo digital pins)
SRV_SCLK	19		(Servo digital pins)
SRV_SDATA	20		(Servo digital pins)
SRV_SDEN	21		(Servo digital pins)
SRV_DFCT	22		(Servo digital pins)
T_PLCK	23		(Servo digital pins)
T_SLRF	25		(Servo digital pins)
TDM_DX/ttin0_4/G PIO	26	I/O	TDM output data or GPIO
TDM_CLK/ttin1_5/ GPIO	27	I/O	TDM master clock or GPIO



Signal	Pin	State	Description
TDM_FSXR/ttin2_6 /GPIO	28	I/O	TDM input/output frame signal or GPIO
TDM_DR/ttin3_7/GPIO/R_CS4_B	29	I/O	TDM input data or GPIO
<b>Servo Analog Interface (25)</b>			
TEO	203	A	(Servo analog pins)
FEO	204	A	(Servo analog pins)
HGIN	206	A	(Servo analog pins)
LGIN2	207	A	(Servo analog pins)
LGIN1	208	A	(Servo analog pins)
LPFNIN	209	A	(Servo analog pins)
PDFLT1	210	A	(Servo analog pins)
FDFLT	211	A	(Servo analog pins)
VREFO	212	A	(Servo analog pins)
PDRSET	214	A	(Servo analog pins)
FDRSET	215	A	(Servo analog pins)
DRESET	1	A	(Servo analog pins)
CNIN	2	A	(Servo analog pins)
SLVL	3	A	(Servo analog pins)
RFO	5	A	(Servo analog pins)
RFRP	7	A	(Servo analog pins)
RFRPLP	8	A	(Servo analog pins)
TEXOLP	9	A	(Servo analog pins)
TEXO	10	A	(Servo analog pins)
TEI	12	A	(Servo analog pins)
FEI	13	A	(Servo analog pins)
CSI	14	A	(Servo analog pins)
SBAD	15	A	(Servo analog pins)
VREF	16	A	(Servo analog pins)
VRGD	17	A	(Servo analog pins)

**Note:** Please reference SPHE8200 servo datasheet for servo related information.


## 5. FUNCTIONAL DESCRIPTIONS

SPHE8200 is a highly integrated system-on-chip design. It includes DVD/CD servo controller, RISC processor, MPEG1/2 video decoder, programmable audio decoder, programmable peripheral controller, audio ADC and multi-format TV-encoder on a single chip.

### 5.1. PLL and ClockGen

SPHE8200 contains two PLLs to generate system clock (PLLv) and audio reference clocks (PLL<sub>a</sub>). Both the PLLs reference a single external 27MHz clock or crystal to generate all the required clocks.


System clock is then derived from division of the PLLv output.



Some pre-defined PLLv/SYSCLK frequencies are listed below:

SYSCLOCK Frequency	PLLv Frequency
101.25MHz	405MHz
108MHz	216MHz
114.75MHz	459MHz
121.5MHz	486MHz
128.25MHz	256.5MHz
135MHz	270MHz
141.75MHz	283.5MHz
148.5MHz	297MHz
155.25MHz	310.5MHz
162MHz	324MHz
168.75MHz	337.5MHz
175.5MHz	351MHz
182.25MHz	364.5MHz
189MHz	378MHz

PLL<sub>a</sub> supports two center frequencies (for 48kHz family or 44.1kHz family) and generates required audio clocks from the audio system clock.



### 5.2. Power Control

SPHE8200 provides various levels of power-control mechanism in order to achieve minimum power consumption.

#### ■ Automatic power-save:

Most hardware modules are automatically power-saved when not operating.

#### ■ Module-level stop-operation:

SPHE8200 provides a function to turn off specific module from operating. Without explicit wake-up, the hardware module will remain static and consume very little power.

#### ■ System-level doze:

For maximum power-saving, firmware could fine-tune system performance according to system task.

### 5.3. Embedded 32-bit RISC Controller

SPHE8200 includes a powerful 32-bit RISC processor. This RISC processor is utilized to manage decoding tasks as well as UI tasks. It can access to all the memory and devices, cooperate between processor systems. Audio decoder and I/O processor handshake with RISC processor through the mailbox registers.




Figure 5-1: Communication between processors

The RISC processor is equipped with instruction and data caches. These caches can accelerate accesses to the SDRAM or ROM cacheable regions.




Figure 5-2: RISC subsystem

Table: RISC processor configuration

	Specification
I-Cache	8kbyte (2-way set associated)
D-Cache	4kbyte (direct-mapped)
D-RAM/DMA	1kbyte scratch buffer

The RISC sub-system is able to bootstrap from multiple sources. In typical application the RISC processor boots from external ROM device #1. Besides that, it also supports standalone booting without pre-loaded firmware.

**5.4. RISC interface**

RISC controllers interface to system via various interface control modules. These interface modules are mapped to the processor memory map and firmware could operate on them via typical memory accesses. These controllers include:

- ROM/FLASH/SRAM (RFS) controller
- RISC Memory Interface controller (SDRAM)
- Peripheral control interface

The RISC memory mapping of these controllers is shown in following table:

Table: RISC memory mapping

Memory range	Description
8000 0000-87ff ffff	SDRAM (cached)
a000 0000-a7ff ffff	SDRAM (uncached)
8800 0000-8fbf ffff	ROM/FLASH/SRAM (cached)
a800 0000-afbf ffff	ROM/FLASH/SRAM (uncached)
affe 8000-affe ffff	Peripheral control registers
afff 0000-afff 03ff	DMA buffer

In addition to that, SPHE8200 includes dedicated RISC peripherals to assist the system tasks:

- Device interrupt controller:
  - Device interrupt controller takes care of interrupt sources from on-chip devices and off chip sources. For each interrupt source the firmware is able to configure the interrupt behavior between

edge-trigger and level-sensitive mode.

- Watchdog:
  - Watchdog keeps monitoring RISC behavior and whenever firmware is in a deadlock, it can try to reset the system and keep the application functioning continuously.
- Timers
  - There are 4-channel timers and 2 cascade counters for timed tasks. During A/V decoding, counters are utilized to synchronize audio and video.




Figure 5-3: RISC dedicated hardware

Table: Device interrupt controller sources

Symbol	Description
INT_WDOG	Watchdog interrupt (if reset disabled)
INT_HSYNC	Interrupt when horizontal resync
INT_VSYNC	Interrupt when enter vertical resync
INT_FLD_ACT	Interrupt when enter active region
INT_FLD_SYNC	Interrupt when leave active region
INT_HOST	Host device interrupt
INT_TIMER0	Timer 0 interrupt
INT_TIMER1	Timer 1 interrupt
INT_TIMER2A	Timer 2 scale interrupt
INT_TIMER2B	Timer 2 count interrupt
INT_TIMER3A	Timer 3 scale interrupt
INT_TIMER3B	Timer 3 count interrupt
INT_TIMERW	Watchdog timer interrupt
INT_UART0	UART0 interrupt
INT_UART1	UART1 interrupt
INT_VDPO	Video decoder interrupt
INT_DSP	DSP interrupt
INT_EXT0	External interrupt #0
INT_EXT1	External interrupt #1
INT_EXT2	External interrupt #2
INT_EXT3	External interrupt #3
INT_IOP	IOP interrupt
INT_AUD	Audio hardware interrupt

**5.5. ROM/Flash/SRAM controller**

The SPHE8200 provides flexible connections to external ROM, Flash or SRAM (RFS). It can support up to 4 external RFS devices by using different chip-selects (R\_CS\_B[3:0]). The firmware can configure RFS memory anchor registers and map these devices into locations of memory space. For each memory space it can be in flash mode or in ISA mode. In FLASH mode the access timing is decided by wait-state setting, while in ISA mode the controller will reference external IO\_CHRDY input.




Figure 5-4: ROM/FLASH/SRAM controller




Figure 5-5: ROM/FLASH/SRAM mode timing




Figure 5-6: ISA mode timing

**5.6. RISC Memory Interface**

RISC memory interface provides a fast-path between processor local bus and system memory bus. Local bus transactions are mapped to system memory bus tasks.

**5.7. Peripheral Control Interface**

RISC firmware controls on-chip devices (such as video decoder, audio decoder..) by a dedicated peripheral control interface. Firmware controls the hardware behavior by writing to specific hardware registers with this interface.

**5.8. CSS/CPPM support**

SPHE8200 have built-in CSS and CPPM hardware support. For CSS the system supports accelerated DMA. For CPPM the system supports C2\_D/C2\_E and C2\_DCBC functions.

**5.9. MPEG Video Decoder**

The system incorporates a powerful MPEG video decoding datapath and provides real-time video decoding of MPEG1/II bitstream. The bitstream can come from Servo hardware, ATAPI, TDM or UART. This enables various applications to be built over SPHE8200 such as real-time broadcasting over Ethernet.

The video decoder is a hardwired MPEG1/2 datapath. The system architecture is as in the figure. RISC subsystem is in charge of de-multiplexing the data and buffering formatted video data into video bitstream buffer resided in external SDRAM. Upon correct timing video decoder will decode the bitstream and write back reconstructed video frame for playback.




Figure 5-7: Interface between RISC and Video decoder

Advanced video decoding and display control mechanism is included to prevent tearing effect.




Figure 5-8: architecture of video decoding pipeline

### 5.10. Graphics Engine BondyPro®

For thin-client or set-top box applications, 2D graphics capabilities are key to system performance. This graphics engine is able to perform fast BitBlit and 2D drawing functions. The graphics engine is combined with 2 parts: graphics command interpreter and graphics datapath. Upon receiving command from RISC, interpreter will send micro-commands to graphics datapath, where raster operations are executed.




Figure 5-9: BondyPro® architecture


### 5.11. Video Post Processing

SPHE8200 includes powerful video-post-processing facilities to provide high video quality. It perform following functions:

- YUV411, YUV420, YUV422 and 8-bit indexed color
- SIF to CCIR601 interpolation
- MPEG1 CIF filter
- MPEG1/2 chroma vertical interpolation
- Up to 1/2x horizontal decimation
- Up to 1/512x vertical decimation
- Up to 1024x horizontal expansion
- Up to 1024x vertical expansion
- Powerful de-interlacing hardware
- Pan and scan function
- De-flicker during interlaced display

### ■ Video contrast/bright/color enhancement

During runtime video post-processing hardware will fetch video sources from framebuffer and process the data as in the following figure.



### 5.12. Audio DSP

The SPHE8200 contains a high-performance 24-bit audio DSP optimized for embedded systems. The DSP processor can fetch operands from memories and perform multiplication-and-accumulation (MAC) in one cycle. During execution the DSP fetches instruction from main-memory or IROM, at the same time the ICACHE will store the LRU instructions. Data are loaded from and to main-memory by using the cycle-stealing DMA channels. There are 3 independent cycle-stealing DMA channels that allow DSP run without stalled by memory access.

The DSP works closely with RISC processors by using mailbox registers or shared-memory protocol. When downloaded with different codec firmware the DSP could support multi-standard audio and act as an accelerator for RISC in some case.




Figure 5-10: Audio DSP architecture

### 5.13. Audio Interface

The audio interface is in charge of servicing DSP and maintaining all audio-related tasks. It will buffer the DSP processed audio playback data and format them to audio DAC required format.




Figure 5-11: Audio Interface architecture

SPHE8200 support following audio DAC format combinations:

	32k	44.1k	48k	64k	88.2k	96k	192k
256fs	ok	ok	ok	ok	ok	ok	ok
384fs	ok	ok	ok	ok	ok	ok	ok

Data alignment	Left adjust, I2S, normal format
LRCK frame width	16b, 24b, 32b, 64b
Data bits	16b, 18b, 20b, 24b
Data sign extension	zero-extended, sign-extended

### 5.14. Integrated Audio Quality ADC

The embedded ADC is a 2-channel 64fs over-sampling ADC of 12-bit quality. If required it could operate under 128fs over-sampling.

### 5.15. I/O Processor

The SPHE8200 includes an 8-bit micro-controller to handle most I/O jobs. IR, VFD and other slow devices can be interfaced using this I/O processor.

### 5.16. SDRAM Controller

SDRAM controller in SPHE8200 is very flexible and powerful. It was designed to meet different SDRAM timing requirement while achieving maximum performance. SDRAM tasks are optimized for maximum system performance. DRAM refreshing is issued automatically whenever required or SDRAM interface is idle for a given time.

For power-constrained applications SPHE8200 also implements SDRAM power-down modes to save dynamic operating power.

### 5.17. Sub-picture Decoder

For DVD and SVCD sub-picture content SPHE8200 includes an advanced multi-format sub-picture decoder. It could support real-time decode and display from raw sub-picture bitstream. Vertical interpolation is supported for PAL/NTSC translation or special effect.

### 5.18. On Screen Display

The on screen display (OSD) function of the SPHE8200 provides an overlay bitmap graphics on the final TV display. Applications can use this function to display specific information over the video display plane without operating on the video source.

The SPHE8200 can display multiple OSD regions on a single display frame, where every OSD regions can be in different size, location and color format. The OSD hardware supports 4, 16, 256 indexed color or 16-bit direct color. OSD regions are stored in main memory before display. During display, OSD decoder would read these header and data and interpret to be a graphic data that overlay with video to be output to the display interface.

### 5.19. Display Interface

The display interface of SPHE8200 integrates the video content generated from video-post-processing, sub-picture-decoder and on-screen-display modules. It also performs content cropping, underflow and overflow detection, and overall bright/contrast adjustment.





Figure 5-12: Display pipeline



The video enhancement process is show in following figure:



**Figure 5-13:** Display pipeline

### 5.20. Video DAC

SPHE8200 contains 6-channel 10-bit high-speed current-source DACs operating from 27MHz to 60MHz (for 480p/576p or SVGA display). The DAC outputs can drive a 37.5Ohm load directly.

### 5.21. ATAPI interface

SPHE8200 also supports ATAPI interface directly without glue logic. Although the SPHE8200 has integrated DVD/CD servo logics, with this interface the application could support other

ATA/ATAPI compliant devices directly. The ATAPI/IDE interface is a standard ATA-5 host interface capable of PIO mode 2 to PIO mode 4 to external devices. By implementing this interface system could support IDE hard-disk drives, compact flash cards, ATAPI based DVDROM loaders or other ATA compliant devices.

### 5.22. GPIO

In SPHE8200 almost every pin that related to selectable features can serve as general-purpose input-output control function. When a pin is programmed to this mode, the RISC can take full control over the direction and output level.

### 5.23. UART

Two UART channels are provided for debugging or communication purpose. The UART can support standard serial port baud-rate and formats. It also supports auto baud-rate detection and hardware flow-control (CTS/RTS pair).

## 6. ELECTRICAL SPECIFICATIONS

### 6.1. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub>	-0.3 to 5.5	V
Voltage on V <sub>DDIO</sub> supply relative to V <sub>SS</sub>	V <sub>DDIO</sub>	-0.3 to 3.6	V
Voltage on V <sub>DDK</sub> supply relative to V <sub>SS</sub>	V <sub>DDK</sub>	-0.3 to 1.98	V
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Soldering Temp. (Max. Time)	T <sub>SOLDER</sub>	240 (for 5 Sec. Max.)	°C
Short circuit current	I <sub>OS</sub>	50	mA

**Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 6.2. DC Operating Conditions

Recommended Operating Conditions (Voltage referenced to V<sub>SS</sub>=0V, TA=-0 to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Units
Voltage on V <sub>DDK</sub> supply relative to V <sub>SS</sub>	V <sub>DDK</sub>	1.62	1.8	1.98	V
Voltage on V <sub>DDIO</sub> supply relative to V <sub>SS</sub>	V <sub>DDIO</sub>	3.0	3.30	3.6	V
Input logic high voltage	V <sub>IH</sub>	2.0	-	5.5	V
Input logic low voltage	V <sub>IL</sub>	-0.3	-	0.8	V
Output logic high voltage	V <sub>OH</sub>	2.4	-	-	V
Output logic low voltage	V <sub>OL</sub>	-	-	0.4	V
Input leakage current	I <sub>L</sub>	-10	-	10	uA

### 6.3. Capacitance



(V<sub>DDIO</sub>=3.3V, TA=24°C, f=108MHz, V<sub>REF</sub>=1.4V±200mV)

Parameter	Symbol	Min.	Typ.	Max.	Units
Input pin capacitance	C <sub>IN</sub>	-	3.5	-	pF
Input pin capacitance	C <sub>OUT</sub>	-	3.5	-	pF
Bidirectional pin capacitance	C <sub>BIDIR</sub>	-	3.5	-	pF



**6.4. AC Characteristics**

**6.4.1. SDRAM interface timing diagrams**



(Recommended condition for DVD playback is listed in typical condition with  $f=121.5\text{MHz}$ )

Parameter	Symbol	Min	Typ	Max	Units
Row active to row active delay	$t_{RRD}$	1	2	4 *1	System clock cycle
RAS to CAS delay	$t_{RCD}$	1	2	4 *1	System clock cycle
Row precharge time	$t_{RP}$	1	2	4 *1	System clock cycle
Row active time	$t_{RAS}$	1	5	8 *1	System clock cycle
Row cycle time	$t_{RC}$	1	8	32 *1	System clock cycle
Last data in to new column address delay	$t_{CDL}$	1	1	4 *1	System clock cycle
Column address to column address delay	$t_{CCD}$	1	1	1	System clock cycle
CLK cycle time *2	$t_{CC}$	6	8.2	1000	ns
CLK to valid SDRAM output delay *2	$t_{SAC}$	-	6.0	6.5	ns
SDRAM output data hold time *2	$t_{OH}$	1	2	-	ns
CLK high pulse width *3	$t_{CH}$	-	3	-	ns
CLK low pulse width *3	$t_{CL}$	-	3	-	ns
CLK to SDRAM output Low-Z	$t_{SLZ}$	-	1.0	( $t_{CC}$ )	ns
CLK to SDRAM output High-Z	$t_{SHZ}$	-	6.0	( $t_{SAC}$ )	ns

\*1 Using maximum values may limit system performance.

\*2 Width of data window can be estimated from ( $t_{CC}-t_{SAC}+t_{OH}$ ).

\*3 Width of clock pulse depends on system clock cycle.

#### 6.4.2. ROM / flash interface timing diagrams

##### ROM Compatible Mode




Figure 6-1: ROM / flash interface ROM mode access timing

Parameter	Symbol	Min	Typ	Max	Units
ROM / SRAM / flash access time	$t_{ACCESS}$	2	8 *1	31	System clock cycle
Data setup time for read	$t_{DS}$	5	-	-	ns
Data hold time for read	$t_{DH}$	0	-	-	ns
Address/data setup time before write strobe	$t_{WS}$	0	1	31	System clock cycle
Address/data setup time after write strobe	$t_{WH}$	0	1	31	System clock cycle

\*1 Recommended value when  $f=121.5\text{MHz}$

ISA Compatible Mode




Figure 6-2: ROM / flash interface ISA mode access timing

Parameter	Symbol	Min	Typ	Max	Units
ISA access time <sup>*1</sup>	t <sub>ACCESS</sub>	2	-	31	System clock cycle
IO_RDY wait time	t <sub>WAIT</sub>	0	-	1000	ns
Output hold time	t <sub>OH</sub>	1	-	-	System clock cycle
Input hold time	t <sub>IH</sub>	0	-	-	ns
Address/data setup time before write strobe	t <sub>WS</sub>	0	1	31	System clock cycle
Address/data setup time after write strobe	t <sub>WH</sub>	0	1	31	System clock cycle

\*1 After this period of time IO\_RDY\_B must be stable and indicates correct status of target device.

6.4.3. Audio interface timing diagrams

Some audio interface configuration timing diagrams are shown below.




Figure 6-3: Normal mode / 24bit data / 24bit frame / MSB first




Figure 6-4: Right justified (normal) mode / 24bit data / 32bit frame / MSB first




Figure 6-5: Left justified mode / 24bit data / 32bit frame / MSB first




Figure 6-6: I²S mode / 24bit data / 32bit frame




Figure 6-7: I²S mode / 24bit data / 24bit frame

Parameter	Symbol	Min	Typ	Max	Units
BCK rising to LRCK / AUDATA transition	$t_s$	-	0.5	-	System clock cycle

### 6.4.4. Video timing diagrams

#### Interlaced Modes




Figure 6-8: NTSC (480i) timing diagram




Figure 6-9: PAL (576i) timing diagram

**Progressive Modes**




Figure 6-10: NTSC (480p) timing diagram




Figure 6-11: PAL (576p) timing diagram

**7. REGISTER LIST**

Name	Address	Description
GROUP 0		System Control Registers
sft_cfg0	0xbffe8044	Configure pin-mux 0
sft_cfg1	0xbffe8048	Configure pin-mux 1
sft_cfg2	0xbffe804c	Configure pin-mux 2
sft_cfg3	0xbffe8050	Configure pin-mux 3
sft_cfg5	0xbffe8058	Configure pin-mux 5
sft_cfg6	0xbffe805c	Configure pin-mux 6

**0xbffe8044 sft\_cfg0**

Description

Pin MUX control register #0 (General)

Attribute: RW

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit-field		RA26		RA25		RA24		RA23		RA22		RA21		RA20		RA19
Reset_2		1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Reset_3		0	1	0	1	0	1	0	1	0	1	0	1	0	1	1
Reset_*		1	1	1	1	0	0	0	0	0	0	0	0	0	0	1

Reset\_2: reset default when hardware-configuration is set to 2

Reset\_3: reset default when hardware-configuration is set to 3

Reset\_\*: reset default for other hardware-configuration

RA19 ROM address bus bit 19 (R\_A19) select

0: R\_A19 is not available and ignored

1: Enable (default)

RA20 ROM address bus bit 20 (R\_A20) select

00: R\_A20 is not available and ignored

01: R\_A20 is available at pin 19

10: R\_A20 is available at pin 129

11: Reserved

RA21 ROM address bus bit 21 (R\_A21) select

00: R\_A21 is not available and ignored

01: R\_A21 is available at pin 20

10: R\_A21 is available at pin 130

11: Reserved

RA22 ROM address bus bit 22 (R\_A22) select

00: R\_A22 is not available and ignored

01: R\_A22 is available at pin 21

10: R\_A22 is available at pin 131

11: reserved

- RA23 ROM address bus bit 23 (R\_A23) select  
 00: R\_A23 is not available and ignored  
 01: R\_A23 is available only at 256 pin package  
 10: R\_A23 is available at pin 133  
 11: reserved
- RA24 ROM address bus bit 24 (R\_A24) select  
 00: R\_A24 is not available and ignored  
 01: R\_A24 is available only at 256 pin package  
 10: R\_A24 is available at pin 134  
 11: reserved
- RA25 ROM address bus bit 25 (R\_A25) select  
 00: R\_A25 is not available and ignored  
 01: R\_A25 is available only at 256 pin package  
 10: R\_A25 is available at pin 135  
 11: reserved
- RA26 ROM address bus bit 26 (R\_A26) select  
 00: R\_A26 is not available and ignored  
 01: R\_A26 is available only at 256 pin package  
 10: R\_A26 is available at pin 136  
 11: reserved

**0xbffe8048 sft\_cfg1**

Description

Pin MUX control register #1 (General)

Attribute: RW

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit-field	LPT		BOOT	pcmcia_WAIT			pcmcia_IORW			CHRDY	WE	OE	CS4	CS3	CS2	CS1
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

- CS1 CS1 (ROM/FLASH chip select 1) function control  
 1: Enable Chip Select 1 (default)  
 0: Disable (CS1 becomes GPIO)
- CS2 CS2 (ROM/FLASH chip select 2) function control  
 1: Enable Chip Select 2 (default)  
 0: Disabled (CS2 becomes GPIO)
- CS3 CS3 (ROM/FLASH chip select 3) function control  
 1: Enable Chip Select 3 (default)  
 0: Disabled (CS3 becomes GPIO)
- CS4 CS4 (ROM/FLASH chip select 4) function control

	1: Enable Chip Select 4 (default)
	0: Disabled (CS4 becomes GPIO)
OE	OEB (ROM/FLASH output enable) function control
	1: Enable OE function (default)
	0: Disabled (OEB becomes GPIO)
WE	WEB (FLASH/SRAM write enable) function control
	1: Enable WEB function (default)
	0: Disabled (WEB becomes GPIO)
CHRDY	IOCHRDY (ISA_IOCHRDY) function control
	1: Enable IOCHRDY input (i.e. output always tri-stated)
	0: Disabled (default)
pcmcia_IORW	PCMCIA IOR/IOW select
	000: Disabled (default)
	001: IOR from pin 19, IOW from pin 20
	010: IOR from pin 135, IOW from pin 136
	011: IOR from pin 58, IOW from pin 59
	100: Available only at 256 pin package
	101 to 111: Reserved
pcmcia_WAIT	bit 12-10 : PCMCIA_WAIT_B select
	000: Disabled (default)
	001: PCMCIA_WAIT_B is from pin 21
	010: PCMCIA_WAIT_B is from pin 61
	011: PCMCIA_WAIT_B is from pin 129
	100: PCMCIA_WAIT_B is from pin 138
	101: Available only at 256 pin package
	011 to 111: reserved
BOOT	RISC32 reset boot address
	0: RISC32 boots from bfc0_0000 (internal ROM) (default)
	1: RISC32 boots from 8000_0000 (SDRAM region)
LPT	LPT handshake signals (STROBE, ACK) select
	00: Disabled (default)
	01: LPT STROBE is from pin 62, LPT ACK is from pin 64
	10: LPT STROBE is from pin 135, LPT ACK is from pin 136
	11: Available only at 256 pin package



**0xbffe804c sft\_cfg2**

Description

Pin MUX control register #2 (General)

Attribute: RW

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit-field	SWAP	BRS	BRP	BRE	TV_LCD			UART1				UART0			IOP	ATAPI
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0

ATAPI ATAPI interface  
 0: Disable (default)  
 1: Enabled

IOP IOP reset system  
 0: Disable (default)  
 1: Enabled

UART0 UART0 select  
 000: Disabled  
 001: UA0\_RX is from pin 19, UA0\_TXD is from pin 20  
 010: UA0\_RX is from pin 65, UA0\_TXD is from pin 66  
 011: UA0\_RX is from pin 130, UA0\_TXD is from pin 131  
 100: UA0\_RX is from pin 144, UA0\_TXD is from pin 145  
 101: UA0\_RX is from pin 175, UA0\_TXD is from pin 176 (default)  
 011,111: available only at 256 pin package

UART1 UART1 function selection  
 0000: Disable (default)  
 0001-1111: Please refer to pin-description

TV\_LCD TV LCD function selection  
 000: Disable (default)  
 001-111: please refer to pin-description

BRE Bootstrap enable bit  
 0: Disable (default)  
 1: Enable

BRP Bootstrap RXD pull up enable (pin 175)  
 0: Internal pull up disable (default)  
 1: Internal pull up enable

BRS Bootstrap UART select  
 0: Bootstrap from UART0 (default)  
 1: Bootstrap from UART1

SWAP SWAP UART0 and UART1  
 0: No swap (default)

1: Swap UART0 and UART1 signals

**0xbffe8050 sft\_cfg3 (Audio interface and TV interface control)**

Description

Pin MUX control register #3 (reference pin multiplex table for detailed information)

Attribute: RW

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit-field	pc_SYNC		TELETEXT		SYNC				AUD	LRCK	AU4	AU3	AU2	EADC		
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0

EDAC External ADC select

000: Disabled (default)

001: BCK is from pin 19, LRCK is from pin 20, DATA is from pin 21

010: BCK is from pin 58, LRCK is from pin 59, DATA is from pin 60

011: BCK is from pin 34, LRCK is from pin 35, DATA is from pin 37

100: BCK is from pin 130, LRCK is from pin 131, DATA is from pin 133

101: BCK is from pin 141, LRCK is from pin 143, DATA is from pin 144

110: Available only at 256 pin package

111: reserved

AU2 Audio DAC interface data #2 (AU\_DATA[2]) function control

0: Disabled (AU\_DATA[2] becomes GPIO)

1: Enable (default)

AU3 Audio DAC interface data #3 (AU\_DATA[3]) function control

0: Disabled (AU\_DATA[3] becomes GPIO)

1: Enable (default)

AU4 Audio DAC interface data #4 (AU\_DATA[4]) function control

0: Disabled (AU\_DATA[4] becomes GPIO)

1: Enable (default)

LRCK Audio DAC interface LRCK function control

0: Disable

1: Enable (default)

AUD Audio function

0: Disable

1: enable (default)

SYNC H/V SYNC select

000: Disabled (default)

001: Reserved

010: Slave mode: HSYNC is from pin 146, VSYNC is from pin 148

011: Master mode: HSYNC is on pin 146, VSYNC is on pin 148

100: Slave mode: HSYNC is from pin 34, VSYNC is from pin 35

101: Master mode: HSYNC is on pin 34, VSYNC is on pin 35

110, 111: available only at 256 pin package

TELETEXT TELETEXT select

00: Disable (default)

01: Teletext BIT is from pin 149, teletext REQ is from pin 150

10: Teletext BIT is from pin 37, teletext REQ is from pin 38

11: available only at 256 pin package

pc\_SYNC H/VSYNC PC select

00: Disabled (default)

01: HSYNC\_PC is on pin 175, VSYNC\_PC is on pin 176

10: HSYNC\_PC is on pin 146, VSYNC\_PC is on pin 148

11: HSYNC\_PC is on pin 144, VSYNC\_PC is on pin 145

#### 0xbffe8058 sft\_cfg5

Description

Pin MUX control register #5 (RISC interrupt control)

Attribute: RW

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit-field	RISC_INTEXT			RISC_INT5_2			RISC_INT1									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

RISC\_INT1 RID INT1 bit 15 to bit 11 interrupt select

000: Disable (default)

001: INT1[11] is from pin 141,

INT1[12] is from pin 143,

INT1[13] is from pin 144,

INT1[14] is from pin 145,

INT1[15] is from pin 146

010: INT1[11] is from pin 129,

INT1[12] is from pin 130,

INT1[13] is from pin 131,

INT1[14] is from pin 133,

INT1[15] is from pin 134

011: INT1[11] is from pin 29,

INT1[12] is from pin 31,

INT1[13] is from pin 34,

INT1[14] is from pin 35,

INT1[15] is from pin 37

100-110 : Available only at 256 pin package

111: Reserved

RISC\_INT5\_2 RISC INT bit 5 to bit 2 interrupt select (level, active low)

000: Disable (default)

001: INTRQ\_N[2] is from pin 141,

INTRQ\_N[3] is from pin 143,

INTRQ\_N[4] is from pin 144,

INTRQ\_N[5] is from pin 145

010: INTRQ\_N[2] is from pin 129,

INTRQ\_N[3] is from pin 130,

INTRQ\_N[4] is from pin 131,

INTRQ\_N[5] is from pin 133

011: INTRQ\_N[2] is from pin 29,

INTRQ\_N[3] is from pin 31,

INTRQ\_N[4] is from pin 34,

INTRQ\_N[5] is from pin 35

100-110: Available only at 256 pin package

111: Reserved

RISC\_INTEXT RISC INTEXT\_N bit 5 to bit 0 interrupt select (level, active low)

000: Disable (default)

001: INTRQ\_N[0] is from pin 141,

INTRQ\_N[1] is from pin 143,

INTRQ\_N[2] is from pin 144,

INTRQ\_N[3] is from pin 145,

INTRQ\_N[4] is from pin 146

INTRQ\_N[5] is from pin 148

010: INTRQ\_N[0] is from pin 129,

INTRQ\_N[1] is from pin 130,

INTRQ\_N[2] is from pin 131,

INTRQ\_N[3] is from pin 133,

INTRQ\_N[4] is from pin 134,

INTRQ\_N[5] is from pin 135

011: INTRQ\_N[0] is from pin 29,

INTRQ\_N[1] is from pin 31,

INTRQ\_N[2] is from pin 34,

INTRQ\_N[3] is from pin 35,

INTRQ\_N[4] is from pin 37,

INTRQ\_N[5] is from pin 38

100-110: Available only at 256 pin package

111: Reserved

**0xbffe805c sft\_cfg6**

Description

Pin MUX control register #6 (SDRAM interface control)

Attribute: RW

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit-field								SDQM3	SDQM2	SBA1	SA12	SA11				
Reset	0	0	0	0	1	1	0	1	1	1	1	1	0	1	1	1

SA11 SDRAM address 11 enable

0: SDRAM address 11 is disabled

1: SDRAM address 11 is enabled (default)

SA12 SDRAM address 12 enable

0: SDRAM address 12 is disabled

1: SDRAM address 12 is enabled (default)

SBA1 SDRAM BA1 enable

0: SDRAM BA1 is disabled

1: SDRAM BA1 is enabled (default)

SDQM2 SDRAM DQM2 enable

0: SDRAM DQM2 is disabled

1: SDRAM DQM2 is enabled (default)

SDQM3 SDRAM DQM3 enable


0: SDRAM DQM3 is disabled

1: SDRAM DQM3 is enabled (default)

**8. PACKAGE/PAD LOCATION**

**8.1. Outline Dimensions**

216-pin LQFP



For SUNN & MERCH USE ONLY

**9.DISCLAIMER**

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, expressed, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

Sunplus Confidential  
For SUNNIC TECHNOLOGY  
& MERCHANDISE INC  
USE ONLY

---

**10. REVISION HISTORY**

Date	Revision #	Description	Page
JUN. 10, 2003	0.1	Original	14
OCT. 07, 2003	0.2	Add Functional Description and Electrical Specification and Register List	18-37

Sunplus Confidential  
For SUNNIC TECHNOLOGY  
& MERCHANDISE INC  
USE ONLY