捷多邦，专业PCB打样工厂，24小时加急出货

## Microelectronics

## Stereo Audio DAC，24－bit，192kHz

## DESCRIPTION

The CE2752 is a mixed signal CMOS monolithic audio digital to analog converter．It contains dual multi－bit sigma delta DAC．The system consists of 128－time interpolation filters， $3^{\text {th }}$ order multi－bit $\Sigma \Delta$ modulators，switch capacitors and analog reconstruction filters．The multi－bit $\Sigma \Delta$ converter offers high tolerance to clock jitter and linearity．

The CE2752 support data conversion from 32 K to 192 KHz ．This chip operates at 3.3 volt to reduce the power consumption and the noise caused by the digital circuit switching．The CE2752 is ideal for DVD player，AV receiver and set－top box application．

The CE2752 support 24，20， 18 and 16－bit input data．It also support sampling frequency up to 192 K ．

## FEATURES

－Stereo Audio DAC．
－ 100 dB SNR（A Weighted）．
－－88dB THD＋N Ratio（A Weighted）．
－32K－ 192 KHz．Sampling Rates．
－I ${ }^{2}$ S and Left Justified Digital Input Formats．
－On－chip Reconstruction Filters．
－3．3－5 Volt Power Supply．Ideal for portable application．

## Applications

－Digital Surround Sound For Home Theatre．
－DVD Player．
－Car Audio．
－Portable CD．

Block Diagram


DAC Performance

| Item | PERFORMANCE SPECIFICATIONS | Spec. |
| :---: | :--- | :--- |
| 1 | Audio Output Level (Vdd= 3.3 volt) | 0.71 Vrms |
| 2 | Audio Bandwidth 20Hz - 20 KHz | $+/-0.04 \mathrm{~dB}$ |
| 3 | SNR (A-weight) | $>100 \mathrm{~dB}$ |
| 4 | THD +Noise (0dB, A-weight) | $<88 \mathrm{~dB}$ |
| 5 | Dynamic Range (A-weight) | 94 dB |
| 6 | Channel Separation | $<-90 \mathrm{~dB}$ |
| 7 | Nonlinear Distortion | $<0.25 \mathrm{~dB}$ |
| 8 | Channel Gain Error | $<0.1 \mathrm{~dB}$ |

## PIN ASSIGNMENT



## PIN DESCRIPTION

| Pin Name | Pin \# | Type | Description |
| :--- | :---: | :---: | :--- |
| LRCk | 1 | I | Left/Right Channel Clock pin. For Left justified mode, a high in SF indicates Left <br> Channel Data, a low in SF indicates Right Channel Data. For I2S mode, a low in SF <br> indicates Left Channel Data, a high in SF indicates Right Channel Data. |
| DIN | 2 | I | Serial Audio Data Input. |
| BCK | 3 | I | Audio Serial Data Clock Input. |
| TST | 4 | I | Test pin. This pin should be connected to ground. |
| VCM | 5 | I/O | Common voltage De-coupling Pin Should be Connected to a 22 uF capacitor in <br> parallel with a 0.1 uF. |
| AR | 6 | O | Analog right channel output |
| GND | 7 | GND | ground |
| DVDD | 8 | $+3.3 V$ | 3.3 or 5 volt power supply. |
| AL | 9 | O | Analog left channel output |
| N/C | 10,11 | N/C | Not used. can connected to ground. |
| DEM | 12 | I | 'low’ in normal operation, 'high' to enable de-emphasis filter. |
| FMT | 13 | I | 'low’ if the input is left justified format. 'high' if the input is I²S format. |
| XCK | 14 | I | Master clock input. |

## INTRODUCTION

The CE2752 is designed to supports DVD audio with sampling rate support from 32 K up to 192 K . It receives $24-16$ bit digital sampled audio data either in left justified or $\mathrm{I}^{2} \mathrm{~S}$ format. The received data are interpolated 128 times before they are sent to a multi-bit SD digital to analog converter. The analog section includes switch capacitor and continuous filters to reduce the out of band noise. A second order filter is required to boots the signal from 0.7 Vrms to 2 Vrms and further filter the modulation noise. The master clock, XCK, frequency for the respected sampling rate are specified in the following table.

XCK Frequency Requirement

| Sampling Rate | XCK Freq. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fs | $128 * \mathrm{fs}$ | $192 * \mathrm{fs}$ | $256 * \mathrm{fs}$ | $384 * \mathrm{fs}$ | $512 * \mathrm{fs}$ |
| 32 K |  |  | 8.192 MHz | 12.288 MHz | 16.384 MHz |
| 44.1 |  |  | 11.29 Mhz. | 16.934 Mhz | 22.58 Mhz. |
| 48 K |  |  | 12.288 Mhz. | 18.432 MHz | 24.5768 Mhz. |
| 96 K |  |  | 24.576 Mhz. | 36.864 Mhz |  |
| 192 K | 24.576 Mhz. | 36.864 Mhz |  |  |  |

The chip included a 44.1 K de-emphasis filter. To enable the de-emphasis the pin 12, DEM, has to be pull high.

## DIGITAL AUDIO SERIAL INTERFACE

The digital serial interface consists of a input data pin, DIN, and a serial clock input pin, BCK, and one left/right indicator input pin, LRCK. The data are 2's complement MSB first numbers. The CE2752 supports up to 24 bit resolution. The input can be either I2S or left justified input selected by the 'FMT' pin.

Figure 1. Audio Serial Input Data Timing Diagram


## APPLICATION CONNECTION EXAMPLE:



## SUGGESTED ANALOG RECONSTRUCTION FILTER

A second Sallen Key low pass reconstruction filter is recommend to remove the high frequency sigma delta modulator noise. The filter's component values and characteristic are shown in the following figures.

## Sallen Key 2nd order LP filter



All resistors and capicitors are 5\% precision.


TIMING DIAGRAM

Figure 2. Audio Serial Interface Timing Requirement


## ABSOLUTE MAXIMUM RATINGS

| Symbol | Characteristics | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ | Power Supply Voltage (Measured to GND) | -0.5 | 6 | V |
| $\mathrm{V}_{\mathrm{i}}$ | Digital Input Applied Voltage ${ }^{2}$ | GND-0.5 |  | V |
| $\mathrm{A}_{\mathrm{i}}$ | Digital Input Forced Current ${ }^{3,4}$ | -100 | 100 | mA |
| $\mathrm{V}_{0}$ | Digital Output Applied Voltage ${ }^{2}$ | GND-0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{A}_{0}$ | Digital Output Forced Current ${ }^{3,4}$ | -100 | 100 | mA |
| TDsc | Digital Short Circuit Duration (single output high state to Vss) |  | 1 | Sec |
| TA ${ }_{\text {SC }}$ | Analog Short Circuit Duration (single output to VSS1) |  | infinite | Sec |
| $\mathrm{T}_{\mathrm{a}}$ | Ambient Operating Temperature Range | -25 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathbf{j}}$ | Junction Temperature (Plastic Package) | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Tsol | Lead Soldering Temperature (10 sec., 1/4" from pin) |  | 280 | ${ }^{\circ} \mathrm{C}$ |
| Tvsol | Vapor Phase Soldering (1 minute) |  | 220 | ${ }^{\circ} \mathrm{C}$ |
| Tstor | Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. Absolute maximum ratings are limiting values applied individually, while all other parameters are within specified operating conditions.
2. Applied voltage must be current limited to specified range, and measured with respect to VSS.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current, flowing into the device.

## ELECTRICAL CHARACTERISTICS

| Parameter | Characteristics | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Power Supply | Power Supply Voltage | 2.9 | 3.3 | 5 | V |
| VDD | Power Supply Current (VDD at 3.3 Volt) |  | 20 | 23 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current (VDD at 5 Volt) |  | 27 | 30 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ |  |  |  |  |  |

Digital Characteristics

| $\mathrm{V}_{\mathrm{IH}}$ | Digital Input Voltage, Logic HIGH, <br> TTL Compatible Inputs. | 2.0 | $\mathrm{~V}_{\mathrm{DD}}$ | V |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OL}}$ | Digital Output Voltage, Logic LOW, <br> $(680$ ohm pull up to 3.3 Volt $)$ | 0 |  | 0.8 | V |

## Audio DAC Characteristics

| Full scale output | 10 K load, 3.3 volt Vdd |  | 0.71 |  | Vrms |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Passband ripple | 0 to $0.46 \mathrm{fs}(\mathrm{fs}<=96 \mathrm{~K})$ |  | 0.02 | 0.04 | dB |
| Out of band <br> rejection | 0.6 to $1 \mathrm{fs}(\mathrm{fs}<=96 \mathrm{~K})$ | -60 |  |  | dB |


|  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Reference Voltage |  |  |  |  |  |  |
| Vref | Reference Voltage |  | VDD $/ 2$ |  | V |  |

## Audio Serial Interface Timing

| tbck | BCK Cycle Time | 100 |  | ns |
| :--- | :--- | :---: | :---: | :---: |
| tbck $_{H}$ | BCK Pulse Width, HIGH | 50 |  | ns |
| tbck $_{\mathrm{L}}$ | BCK Pulse Width, LOW | 50 |  | ns |
| tkd su | Audio Data Setup Time With Respect To Rising <br> Edge of BCK | 15 | ns |  |
| tkd |  |  |  |  |
| $\mathrm{tkr}_{\text {su }}$ | Audio Data Hold Time With Respect to Rising <br> Edge of BCK | 15 |  | ns |


| Parameter | Characteristics | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| tkr $_{\text {hd }}$ | Audio LRCK Hold Time With Respect To Ris- <br> ing Edge of BCK | 15 |  |  | ns |

## PACKAGING INFORMATION

## Dimensions

|  | mm. |  |  |  | mm. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | min | norm | max |  | min | norm | max |
| A | 1.35 |  | 1.75 | E1 | 3.8 | 3.9 | 4.0 |
| A1 | 0.10 |  | 0.25 | E2 | 5.8 | 6.0 | 6.2 |
| b | 0.33 |  | 0.51 | e |  | 1.27 |  |
| C | 0.19 |  | 0.25 | L | 0.4 | 0.9 | 1.27 |
| D | 8.55 | 8.65 | 8.75 |  |  |  |  |

14-Pin (SOIC 3.9 mm . wide body )


