# Analog Multiplexers/Demultiplexers

The MC14051B, MC14052B, and MC14053B analog multiplexers are digitally–controlled analog switches. The MC14051B effectively implements an SP8T solid state switch, the MC14052B a DP4T, and the MC14053B a Triple SPDT. All three devices feature low ON impedance and very low OFF leakage current. Control of analog signals up to the complete supply voltage range can be achieved.

- Triple Diode Protection on Control Inputs
- Switch Function is Break Before Make
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Analog Voltage Range (V<sub>DD</sub> V<sub>EE</sub>) = 3.0 to 18 V
   Note: V<sub>EE</sub> must be ≤ V<sub>SS</sub>
- Linearized Transfer Characteristics
- Low-noise 12 nV/√Cycle, f ≥ 1.0 kHz Typical
- Pin-for-Pin Replacement for CD4051, CD4052, and CD4053
- For 4PDT Switch, See MC14551B
- For Lower R<sub>ON</sub>, Use the HC4051, HC4052, or HC4053 High–Speed CMOS Devices

## **MAXIMUM RATINGS\***


Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage (Referenced to $V_{EE}$ , $V_{SS} \ge V_{EE}$ )	– 0.5 to + 18.0	v
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage (DC or Transient) (Referenced to V <sub>SS</sub> for Control Inputs and V <sub>EE</sub> for Switch I/O)	– 0.5 to V <sub>DD</sub> + 0.5	v
lin	Input Current (DC or Transient), per Control Pin	± 10	mA
l <sub>sw</sub>	Switch Through Current	± 25	mA
PD	Power Dissipation. per Package†	500	mW
T <sub>stg</sub>	Storage Temperature	- 65 to + 150	°C
ТL	Lead Temperature (8–Second Soldering)	260	°C

\* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:"P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

 Ceramic
 "L" Packages: - 12 mW/°C From 100°C To 125°C

 MC14051B
 MC14052B


 8-Channel Analog
 Dual 4-Channel Analog



Note: Control Inputs referenced to Vee. Analog Inputs and Outputs reference to Vee. Vee must be < Vee







MC14053B



## **ELECTRICAL CHARACTERISTICS**

				– 55°C		25°C			125°C		
Characteristic	Symbol	V <sub>DD</sub>	Test Conditions	Min	Max	Min	Тур #	Max	Min	Max	Unit
SUPPLY REQUIREMENTS	(Voltages F	leferenc	ed to V <sub>EE</sub> )		•		•				
Power Supply Voltage Range	V <sub>DD</sub>		$V_{DD} - 3.0 \ge V_{SS} \ge V_{EE}$	3.0	18	3.0	_	18	3.0	18	V
Quiescent Current Per Package	DD	5.0 10 15	$\begin{array}{l} \mbox{Control Inputs:} \\ \mbox{V}_{in} = \mbox{V}_{SS} \mbox{ or } \mbox{V}_{DD}, \\ \mbox{Switch } I/O: \mbox{V}_{EE} \leq \mbox{V}_{I/O} \\ \leq \mbox{V}_{DD}, \mbox{ and} \\ \mbox{\Delta V}_{switch} \leq \mbox{500 mV}^{**} \end{array}$		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	ID(AV)	5.0 10 15	$ \begin{array}{c c} T_A = 25^\circ C \text{ only (The} \\ \text{channel component,} \\ (V_{in} - V_{out})/R_{on}, \text{ is} \\ \text{not included.} \end{array} \begin{array}{c} (0.07 \ \mu\text{A/kHz}) \ \text{f} + \text{I}_{DD} \\ (0.20 \ \mu\text{A/kHz}) \ \text{f} + \text{I}_{DD} \\ (0.36 \ \mu\text{A/kHz}) \ \text{f} + \text{I}_{DD} \\ (0.36 \ \mu\text{A/kHz}) \ \text{f} + \text{I}_{DD} \end{array} $			μA					
CONTROL INPUTS — INHI	віт, <mark>а</mark> , в, с	C (Voltag	ges Referenced to V <sub>SS</sub> )								
Low–Level Input Voltage	VIL	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	V
High-Level Input Voltage	VIH	5.0 10 15	R <sub>on</sub> = per spec, I <sub>off</sub> = per spec	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		V
Input Leakage Current	lin	15	V <sub>in</sub> = 0 or V <sub>DD</sub>	—	±0.1	—	±0.00001	± 0.1	_	1.0	μA
Input Capacitance	C <sub>in</sub>	_		—	—	—	5.0	7.5	_	—	pF
SWITCHES IN/OUT AND CO	OMMONS	OUT/IN	— X, Y, Z (Voltages Refere	enced to	· V <sub>EE</sub> )						
Recommended Peak–to–Peak Voltage Into or Out of the Switch	V <sub>I/O</sub>	_	Channel On or Off	0	V <sub>DD</sub>	0	_	V <sub>DD</sub>	0	V <sub>DD</sub>	VPP
Recommended Static or Dynamic Voltage Across the Switch** (Figure 5)	∆V <sub>switch</sub>	_	Channel On	0	600	0	—	600	0	300	mV
Output Offset Voltage	Voo	_	V <sub>in</sub> = 0 V, No Load	—	—	—	10	—	_	—	μV
ON Resistance	R <sub>on</sub>	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV}^{**}, \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ (\text{Control}), \text{ and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$		800 400 220		250 120 80	1050 500 280		1200 520 300	Ω
∆ON Resistance Between Any Two Channels in the Same Package	∆R <sub>on</sub>	5.0 10 15			70 50 45		25 10 10	70 50 45		135 95 65	Ω
Off–Channel Leakage Current (Figure 10)	loff	15	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> (Control) Channel to Channel or Any One Channel	_	± 100		± 0.05	± 100	_	±1000	nA
Capacitance, Switch I/O	C <sub>I/O</sub>	—	Inhibit = V <sub>DD</sub>	—	-	—	10	—	—	-	pF
Capacitance, Common O/I	C <sub>O/I</sub>	—	Inhibit = V <sub>DD</sub> (MC14051B) (MC14052B) (MC14053B)				60 32 17			_ _ _	pF
Capacitance, Feedthrough (Channel Off)	CI/O		Pins Not Adjacent Pins Adjacent	_	=	=	0.15 0.47	_	_	=	pF

#Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

\* For voltage drops across the switch (ΔV<sub>switch</sub>) > 600 mV ( > 300 mV at high temperature), excessive V<sub>DD</sub> current may be drawn, i.e. the current out of the switch may contain both V<sub>DD</sub> and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

Characteristic	Symbol	V <sub>DD</sub> – V <sub>EE</sub> Vdc	Typ # All Types	Max	Unit
Propagation Delay Times (Figure 6) Switch Input to Switch Output (R <sub>L</sub> = 10 kΩ)	tPLH, tPHL				ns
MC14051 tpLH, tpHL = (0.17 ns/pF) CL + 26.5 ns tpLH, tpHL = (0.08 ns/pF) CL + 11 ns tpLH, tpHL = (0.06 ns/pF) CL + 9.0 ns		5.0 10 15	35 15 12	90 40 30	
MC14052 tPLH, tPHL = (0.17 ns/pF) CL + 21.5 ns tPLH, tPHL = (0.08 ns/pF) CL + 8.0 ns tPLH, tPHL = (0.06 ns/pF) CL + 7.0 ns		5.0 10 15	30 12 10	75 30 25	ns
MC14053 tPLH, tPHL = (0.17 ns/pF) CL + 16.5 ns tPLH, tPHL = (0.08 ns/pF) CL + 4.0 ns tPLH, tPHL = (0.06 ns/pF) CL + 3.0 ns		5.0 10 15	25 8.0 6.0	65 20 15	ns
Inhibit to Output ( $R_L = 10 \text{ k}\Omega$ , $V_{EE} = V_{SS}$ ) Output "1" or "0" to High Impedance, or High Impedance to "1" or "0" Level	<sup>t</sup> PHZ <sup>,</sup> tPLZ <sup>,</sup> tPZH <sup>,</sup> tPZL	5.0	050	700	ns
MC14051B		5.0 10 15	350 170 140	700 340 280	
MC14052B		5.0 10 15	300 155 125	600 310 250	ns
MC14053B		5.0 10 15	275 140 110	550 280 220	ns
Control Input to Output (R <sub>L</sub> = 10 kΩ, V <sub>EE</sub> = V <sub>SS</sub> ) MC14051B	<sup>t</sup> PLH, tPHL	5.0 10 15	360 160 120	720 320 240	ns
MC14052B		5.0 10 15	325 130 90	650 260 180	ns
MC14053B		5.0 10 15	300 120 80	600 240 160	ns
Second Harmonic Distortion (R <sub>L</sub> = 10KΩ, f = 1 kHz) V <sub>in</sub> = 5 V <sub>PP</sub>	_	10	0.07		%
Bandwidth (Figure 7) (R <sub>L</sub> = 1 kΩ, V <sub>in</sub> = 1/2 (V <sub>DD</sub> −V <sub>EE</sub> ) p−p, C <sub>L</sub> = 50pF 20 Log (V <sub>Out</sub> /V <sub>in</sub> ) = − 3 dB)	BW	10	17	_	MHz
Dff Channel Feedthrough Attenuation (Figure 7) $R_L = 1K\Omega$ , $V_{in} = 1/2$ ( $V_{DD} - V_{EE}$ ) p-p $f_{in} = 4.5$ MHz — MC14051B $f_{in} = 30$ MHz — MC14052B $f_{in} = 55$ MHz — MC14053B	_	10	- 50	_	dB
Channel Separation (Figure 8) (R <sub>L</sub> = 1 kΩ, V <sub>in</sub> = 1/2 (V <sub>DD</sub> −V <sub>EE</sub> ) p−p, f <sub>in</sub> = 3.0 MHz	-	10	- 50	_	dB
Crosstalk, Control Input to Common O/I (Figure 9) ( $R_1 = 1 \ k\Omega, R_L = 10 \ k\Omega$ Control $t_{TLH} = t_{THL} = 20 \ ns, \ Inhibit = V_{SS}$ )	—	10	75	_	mV

# **ELECTRICAL CHARACTERISTICS\*** (C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C) (V<sub>EE</sub> $\leq$ V<sub>SS</sub> unless otherwise indicated)

\* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but In intended as an indication of the IC's potential performance.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$ ,  $V_{EE}$ , or  $V_{DD}$ ). Unused outputs must be left open.




Figure 1. Switch Circuit Schematic

**TRUTH TABLE** 

Control Inputs														
	Select			ON Switches										
Inhibit	C*	В	Α	MC14051B	MC14052B		MC14052B		MC14052B		М	C1405	053B	
0	0	0	0	XO	Y0	X0	Z0	Y0	X0					
0	0	0	1	X1	Y1	X1	ZO	Y0	X1					
0	0	1	0	X2	Y2	X2	Z0	Y1	X0					
0	0	1	1	ХЗ	Y3	ХЗ	ZO	Y1	X1					
0	1	0	0	X4			Z1	Y0	XO					
0	1	0	1	X5			Z1	Y0	X1					
0	1	1	0	X6			Z1	Y1	XO					
0	1	1	1	X7			Z1	Y1	X1					
1	х	х	х	None	Jone None None									

\* Not applicable for MC14052

x = Don't Care




Figure 3. MC14052B Functional Diagram




Figure 2. MC14051B Functional Diagram




Figure 4. MC14053B Functional Diagram

## **TEST CIRCUITS**




Figure 5.  $\Delta V$  Across Switch





Figure 6. Propagation Delay Times, Control and Inhibit to Output






Figure 7. Bandwidth and Off–Channel Feedthrough Attenuation






Figure 8. Channel Separation (Adjacent Channels Used For Setup)





NOTE: See also Figures 7 and 8 on Page 6-51.




Figure 10. Off Channel Leakage





Figure 11. Channel Resistance (RON) Test Circuit

#### TYPICAL RESISTANCE CHARACTERISTICS



10 🛛 A

9 🛛 B

V<sub>EE</sub> [] 7

VSS 🛛 8

VEE [] 7

V<sub>SS</sub> [] 8

10 🛛 B

9 🛛 C

V<sub>EE</sub> [] 7

V<sub>SS</sub> [] 8

10 🛛 B

9 🛛 C

## **APPLICATIONS INFORMATION**

Figure A illustrates use of the on–chip level converter detailed in Figures 2, 3, and 4. The 0–to–5 V Digital Control signal is used to directly control a 9  $V_{p-p}$  analog signal.


The digital control logic levels are determined by V<sub>DD</sub> and V<sub>SS</sub>. The V<sub>DD</sub> voltage is the logic high voltage; the V<sub>SS</sub> voltage is logic low. For the example, V<sub>DD</sub> = + 5 V = logic high at the control inputs; V<sub>SS</sub> = GND = 0 V = logic low.

The maximum analog signal level is determined by V<sub>DD</sub> and V<sub>EE</sub>. The V<sub>DD</sub> voltage determines the maximum recommended peak above V<sub>SS</sub>. The V<sub>EE</sub> voltage determines the maximum swing below V<sub>SS</sub>. For the example, V<sub>DD</sub> – V<sub>SS</sub> = 5 V maximum swing above V<sub>SS</sub>; V<sub>SS</sub> – V<sub>EE</sub> = 5 V maximum swing below V<sub>SS</sub>. The example shows a  $\pm$  4.5 V signal which allows a 1/2 volt margin at each peak. If voltage transients

above  $V_{DD}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external diodes (Dx) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between  $V_{DD}$  and  $V_{EE}$  is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between  $V_{DD}$  and  $V_{EE}$ .

Balanced supplies are not required. However, V<sub>SS</sub> must be greater than or equal to V<sub>EE</sub>. For example, V<sub>DD</sub> = + 10 V, V<sub>SS</sub> = + 5 V, and V<sub>EE</sub> - 3 V is acceptable. See the Table below.








Figure B. External Germanium or Schottky Clipping Diodes

#### POSSIBLE SUPPLY CONNECTIONS

V <sub>DD</sub> In Volts	V <sub>SS</sub> In Volts	V <sub>EE</sub> In Volts	Control Inputs Logic High/Logic Low In Volts	Maximum Analog Signal Range In Volts
+ 8	0	- 8	+ 8/0	+ 8 to - 8 = 16 V <sub>p-p</sub>
+ 5	0	- 12	+ 5/0	+ 5 to – 12 = 17 V <sub>p–p</sub>
+ 5	0	0	+ 5/0	+ 5 to 0 = 5 $V_{p-p}$
+ 5	0	- 5	+ 5/0	+ 5 to - 5 = 10 $V_{p-p}$
+ 10	+ 5	- 5	+ 10/ + 5	+ 10 to – 5 = 15 V <sub>p–p</sub>



## **OUTLINE DIMENSIONS**



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and ... are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



