



PRELIMINARY

SC2001 - 4 X 4 X 20 BiCMOS CROSSBAR SWITCH


GENERAL DESCRIPTION

The SC2001 is a high speed (8 gigabits/sec) digital crossbar switch which provides simultaneous, multi-source to multi-destination, synchronous switching of data paths at up to 100 MHz (10 nS) cyclic rates.

Four independent input data ports, each 20 bits wide, are switched through to four 20-bit wide output ports during each cycle. Each of these input ports may be directed to as many as four output ports, but no output port may contain more than one input. Two modes of output port addressing are provided, either input port priority arbitration or direct output port address selection.

FEATURES

- 100 MHz Simultaneous Switching
- Four 20-bit Input ports and four 20-bit output ports
- Port Addresses can change at 100 MHz
- Devices are cascadable
- Priority arbitration of input address request - or - direct "no arbitration" selection by output port
- Fully Clock Synchronous ECL I/O
- Low Power - 7.2 Watts @ 100 MHz
- Fully SCAN Testable
- 235 Pin PGA Package
- Advanced 1.2 micron BiCMOS Technology



Absolute Maximum Ratings

Storage Temperature -55°C to +150°C
 VEE Potential to Vcc -7.0V to +0.5V
 Input Voltage (DC) VEE to Vcc
 Maximum Junction Temperature +150 °C
 Output Current (DC Output High) -50 mA
 Latch-up Current >200 mA
 Static Discharge Voltage >2000 V

AC Test Conditions

Input Rise and Fall Times 0.7 nS min
 2.0 nS max
 Timing Reference 50% of Clock
 AC Test Circuit Figure 1

Capacitance

Input Pin (CIN) 5.0 pF
 Output Pin (COUT) 8.0 pF

DC Electrical Characteristics

VEE = -5.2V \pm 5%, Vcc = Ground, Outputs Terminated with 50 ohms to -2.0V

Symbol	Parameter	Conditions	Tc = 0°C		Tc = 75°C		Units
			Min	Max	Min	Max	
VIH	Input HIGH Voltage		-1.17		-1.07		Volts
VIL	Input LOW Voltage			-1.48		-1.45	Volts
VOH	Output HIGH Voltage	VIN = VIH(MAX) or VIL(MIN)	-1.00	-0.84	-0.92	-0.73	Volts
VOL	Output LOW Voltage	VIN = VIH(MAX) or VIL(MIN)	-1.90	-1.60	-1.90	-1.60	Volts
IIH	Input HIGH Current	VIN = VIH(MAX)		420		260	uA
IIL	Input LOW Current	VIN = VIL(MAX)	0.5		0.3		uA
IEE	Power Supply Current	f _o = 100 MHz				1500	mA

Signal Names and Descriptions**Inputs**

Description	Name
Data Inputs, Port 0 - 3, Bits 0 - 19	DI 0 - 3, 0 - 19
Address Port, 0 - 3, Address 0 - 3	AP 0 - 3, 0 - 1
Valid Input, Port 0 - 3	VI 0 - 3
Accepted Output, Port 0 - 3	AO 0 - 3
Mode Select	Mode
Differential System Clock	CLK and NCLK
SCAN Data Input	SCIN
SCAN Mode Select	SCMS 0 - 2
SCAN Clock Input	SCLK

Outputs

Description	Name
Data Output, Port 0 - 3, Bits 0 - 19	DO 0 - 3, 0 - 19
Valid Output, Port 0 - 3	VO 0 - 3
Input Taken, Port 0 - 3	IT 0 - 3
Differential Clock Test Point	TP and NTP
SCAN Data Output	SCOUT

Description of Operation

This VLSI circuit simultaneously switches four 20-bit wide input ports (In-ports) to four output ports (Out-ports) every clock cycle, up to 100 MHz.

Two different modes of operation are available to the user. The first is a "handshake" interface with simple priority arbitration logic to permit any or all requesting In-port addresses to contend for a single Out-port. When contention occurs, the highest priority In-port is selected and the other ports are held until a subsequent cycle(s) permits successful data transfer. The effect of a "stall" requires an interface handshake at both In-ports and Out-ports. When an In-port requesting address is presented, the requestor raises (HIGH) the "valid input" signal to the port. If and when the In-port is vacant, from a previous operation, the "Input Taken" signal will be asserted (HIGH) in response. Similarly at the Out-port, a HIGH "output accepted" signals that the output data has been taken, and the latch is free to accept new data. "Valid Output" (HIGH) indicates that the data on the output is "valid." This is useful during system start-up conditions. It should be noted that lack of acknowledgment or handshake at either In-port or Out-port will cause a stall in that selected path only.

The second mode of operation is without any path arbitration. The "port address" becomes the In-port address for each of the four Out-ports, e.g., a binary value of 01 applied to Port 3 address causes In-port 1 data to be directed to Out-port 3. No decision delay is involved. Note that any In-port data may be simultaneously routed to any and all Out-ports. This mode of operation is initiated by setting the "mode input" to "0" (LOW). While in this mode all "valid input" and "output accepted" signals should be held at "1" (HIGH). "Input Taken" will be LOW and "Valid Output" will be undefined after the first system clock.

All I/O operations are synchronous. This means all input data and control signals are immediately latched with the clock's HIGH to LOW transition. The output data and control signals are latched with the clock's LOW to HIGH transition. The user may view this crossbar logic as the intraconnect within a global set of master-slave flip flops; the inputs being the master half while the outputs are the slave half. **NOTE: All inputs must be stable within two nanoseconds after the trailing edge of the clock.** Outputs are one clock cycle delayed from the controlling inputs. Latches are provided on all inputs and outputs. The input latches are enabled when the internal clock is HIGH and the output latches are enabled when the internal clock is LOW.

For high performance operation (up to 100 MHz) the device requires differential clock inputs. For single ended clock versions please contact SCC. Details on the clock function are presented on page 10.

The device fully supports boundary and internal SCAN test. These SCAN tests maybe implemented at the user's discretion. Details on the SCAN functions are presented on page 11.

AC Timing Characteristics - No Priority Mode of Operation


$V_{EE} = -5.2V \pm 5\%$, $V_{CC} = \text{Ground}$, $T_c = 0^\circ C$ to $+75^\circ C$

Symbol	Parameter	SC2001-10		SC2001-13		Units	
		WORST CASE	Typ	WORST CASE	Typ		
Tpd	Clock Cycle Period	Min	5.7	3.8	7.1	4.8	nS
Tpd(cas)	Clock Cycle Period when Cascaded	Min	10.2	6.7	12.8	8.4	nS
Tsi	Input Set-up Time	Min	2.0	1.3	2.5	1.6	nS
Thi	Input Hold Time	Min	4.0	2.6	5.0	3.2	nS
Tho	Data & Handshake Output Holdover	Min	2.0	1.3	2.5	1.6	nS
Tdio	Total Tsi to Tvd Delay (Late Input w.r.t. CLK)	Max	10.2	6.7	12.8	8.4	nS
Tvd	Data & Handshake Valid (Early Input w.r.t. CLK)	Max	7.0	4.6	8.8	5.8	nS


AC Timing Characteristics - Priority Mode of Operation

Tpd	Clock Cycle Period	Min	8.6	5.7	10.8	7.1	nS
Tpd(cas)	Clock Cycle Period when Cascaded	Min	11.2	8.5	13.5	10.6	nS
Tsi	Input Set-up Time	Min	2.0	1.3	2.5	1.6	nS
Thi	Input Hold Time	Min	4.0	2.6	5.0	3.2	nS
Tho	Data & Handshake Output Holdover	Min	2.0	1.3	2.5	1.6	nS
Tdio	Total Tsi to Tvd Delay (Late Input w.r.t. CLK)	Max	11.2	7.4	13.5	9.2	nS
Tvd	Data & Handshake Valid (Early Input w.r.t. CLK)	Max	7.0	4.6	8.8	5.8	nS


Figure 1 - AC Test Circuit




AC Timing




Package - 235 Pin PGA



Thermal Characteristics



Power Dissipation



Silicon Connections - SC2001

PRELIMINARY

Pinout

ROWA

COL 1	VALIDINPUT-VI2	COL 6	DATA INPUT-DI2,14	COL 11	DATA INPUT-DI3,1	COL 16	DATA INPUT DI3,16
COL 2	DATA INPUT-DI2,2	COL 7	DATA INPUT-DI2,16	COL 12	DATA INPUT-DI3,3	COL 17	MODESEL-MODE
COL 3	DATA INPUT-DI2,6	COL 8	DATA INPUT-DI2,18	COL 13	DATA INPUT-DI3,5	COL 18	NOTCONNECTED
COL 4	DATA INPUT-DI2,10	COL 9	ADD. PORT-AP3,1	COL 14	DATA INPUT-DI3,7		
COL 5	DATA INPUT-DI2,12	COL 10	ACCPTD OUT-AO3	COL 15	DATA INPUT-DI3,12		

ROWB

COL 1	ADD. PORT-AP2,0	COL 6	DATA INPUT-DI2,5	COL 11	DATA INPUT-DI3,2	COL 16	DATA INPUT-DI3,18
COL 2	DATA OUT-DO1,19	COL 7	DATA INPUT-DI2,11	COL 12	DATA INPUT-DI3,8	COL 17	DATA OUT-DO0,16
COL 3	DATA INPUT-DI2,0	COL 8	DATA INPUT-DI2,15	COL 13	DATA INPUT-DI3,11	COL 18	CLOCK-CLK
COL 4	DATA INPUT-DI2,4	COL 9	ADD. PORT-AP3,0	COL 14	DATA INPUT-DI3,10		
COL 5	DATA INPUT-DI2,8	COL 10	DATA INPUT-DI3,0	COL 15	DATA INPUT-DI3,14		

ROWC

COL 1	NCLKTEST-NTP	COL 6	DATA INPUT-DI2,3	COL 11	DATA INPUT-DI3,6	COL 16	NOTCONNECTED
COL 2	CLKTESTPT-TP	COL 7	DATA INPUT-DI2,9	COL 12	DATA INPUT-DI3,9	COL 17	DATA OUT-DO0,9
COL 3	DATA OUT-DO1,15	COL 8	DATA INPUT-DI2,13	COL 13	DATA INPUT-DI3,13	COL 18	SCAN CLOCK-SCLK
COL 4	NO CONNECTION	COL 9	DATA INPUT-DI2,19	COL 14	DATA INPUT-DI3,15		
COL 5	DATA INPUT-DI2,1	COL 10	VALIDINPUT-VI3	COL 15	NOT CLOCK-NCLK		

ROWD

COL 1	DATA OUT-DO1,16	COL 6	VEE	COL 11	DATA INPUT-DI3,4	COL 16	DATA OUT-DO0,13
COL 2	DATA OUT-DO1,18	COL 7	DATA INPUT-DI2,7	COL 12	VCC	COL 17	DATA OUT-DO0,19
COL 3	DATA OUT-DO1,12	COL 8	VCC	COL 13	DATA INPUT-DI3,17	COL 18	DATA OUT-DO0,17
COL 4	DATA OUT-DO1,17	COL 9	DATA INPUT-DI2,17	COL 14	DATA INPUT-DI3,19		
COL 5	ACCPTD OUT-AO2	COL 10	VEE	COL 15	DATA OUR-DO0,18		

ROWE

COL 1	DATA OUT-DO1,11	COL 4	DATA OUT-DO1,14	COL 13	VEE	COL 16	DATA OUT-DO0,11
COL 2	DATA OUT-DO1,13	COL 5	VCC	COL 14	VCC	COL 17	DATA OUT-DO0,14
COL 3	DATA OUT-DO1,10	COL 6	ADD. PORT-AP2,1	COL 15	DATA OUT-DO0,15	COL 18	DATA OUT-DO0,12

ROWF

COL 1	DATA OUT-DO1,7	COL 4	VCC	COL 15	VCC	COL 18	DATA OUT-DO0,8
COL 2	DATA OUT-DO1,9	COL 5	VEE	COL 16	DATA OUT-DO0,7		
COL 3	DATA OUT-DO1,8	COL 14	VEE	COL 17	DATA OUT-DO0,10		

ROWG

COL 1	DATA OUT-DO1,3	COL 3	DATA OUT-DO1,6	COL 15	VEE	COL 17	DATA OUT-DO0,6
COL 2	DATA OUT-DO1,5	COL 4	VEE	COL 16	DATA OUT-DO0,5	COL 18	DATA OUT-DO0,4

ROWH

COL 1	DATA OUT-DO1,2	COL 3	DATA OUT-DO1,4	COL 15	VCC	COL 17	DATA OUT-DO0,3
COL 2	DATA OUT-DO1,1	COL 4	VCC	COL 16	DATA OUT-DO0,2	COL 18	DATA OUT-DO0,1

ROWJ

COL 1	DATA OUT-DO1,0	COL 3	VALIDOUTPUT-VO1	COL 15	VEE	COL 17	DATA OUT-DO0,0
COL 2	DATA OUT-DO2,19	COL 4	VEE	COL 16	INPUTTAKEN-IT0	COL 18	VALIDOUTPUT-VO0

Silicon Connections - SC2001

PRELIMINARY

Pinout (continued)

ROWK

COL 1	INPUTTAKEN-IT1	COL 3	VEE	COL 15	VCC	COL 17	DATA OUT-DO3,18
COL 2	DATA OUT-DO2,18	COL 4	VCC	COL 16	DATA OUT-DO3,19	COL 18	DATA OUT-DO3,17

ROWL

COL 1	DATA OUT-DO2,17	COL 3	DATA OUT-DO2,13	COL 15	VCC	COL 17	DATA OUT-DO3,16
COL 2	DATA OUT-DO2,15	COL 4	VCC	COL 16	DATA OUT-DO3,14	COL 18	DATA OUT-DO3,15

ROWM

COL 1	DATA OUT-DO2,16	COL 3	DATA OUT-DO2,9	COL 15	VCC	COL 17	DATA OUT-DO3,11
COL 2	DATA OUT-DO2,11	COL 4	VCC	COL 16	DATA OUT-DO3,12	COL 18	DATA OUT-DO3,13

ROWN

COL 1	DATA OUT-DO2,14	COL 4	VEE	COL 15	DATA OUT-DO3,5	COL 18	DATA OUT-DO3,9
COL 2	DATA OUT-DO2,10	COL 5	DATA OUT-DO2,2	COL 16	DATA OUT-DO3,10		
COL 3	DATA OUT-DO2,7	COL 14	VEE	COL 17	DATA OUT-DO3,7		

ROWP

COL 1	DATA OUT-DO2,12	COL 4	VALID OUTPUT-VO2	COL 13	DATA INPUT-DI1,17	COL 16	DATA OUT-DO3,8
COL 2	DATA OUT-DO2,6	COL 5	VCC	COL 14	VCC	COL 17	DATA OUT-DO3,2
COL 3	DATA OUT-DO2,5	COL 6	VEE	COL 15	DATA OUT-DO3,3	COL 18	DATA OUT-DO3,4

ROWR

COL 1	DATA OUT-DO2,8	COL 6	DATA INPUT-DI0,3	COL 11	VCC	COL 16	DATA OUT-DO3,6
COL 2	DATA OUT-DO2,1	COL 7	VCC	COL 12	DATA INPUT-DI1,9	COL 17	VALID OUTPUT-VO3
COL 3	DATA OUT-DO2,4	COL 8	DATA INPUT-DI0,12	COL 13	VEE	COL 18	DATA OUT-DO3,1
COL 4	SCAN INPUT-SCIN	COL 9	VEE	COL 14	DATA INPUT-DI1,19		
COL 5	ACCPTE D OUT.-AO0	COL 10	ACCPTE D OUT.-AO1	COL 15	INPUTTAKEN-IT3		

ROWS

COL 1	DATA OUT-DO2,3	COL 6	DATA INPUT-DI0,7	COL 11	DATA INPUT-DI1,5	COL 16	DATA OUT-DO3,0
COL 2	INPUTTAKEN-IT2	COL 7	DATA INPUT-DI0,8	COL 12	DATA INPUT-DI1,7	COL 17	NOTCONNECTED
COL 3	ADD. PORT-AP0,1	COL 8	DATA INPUT-DI0,14	COL 13	DATA INPUT-DI1,13	COL 18	SCAN MODE-SCMS0
COL 4	DATA INPUT-DI0,1	COL 9	DATA INPUT-DI0,18	COL 14	DATA INPUT-DI1,15		
COL 5	DATA INPUT-DI0,5	COL 10	ADD. PORT-AP1,1	COL 15	SCAN MODE-SCMS1		

ROWT

COL 1	DATA OUT-DO2,0	COL 6	DATA INPUT-DI0,9	COL 11	DATA INPUT-DI1,3	COL 16	DATA INPUT-DI1,16
COL 2	NOTCONNECTED	COL 7	DATA INPUT-DI0,10	COL 12	DATA INPUT-DI1,11	COL 17	NOTCONNECTED
COL 3	ADD. PORT-AP0,0	COL 8	DATA INPUT-DI0,16	COL 13	DATA INPUT-DI1,4	COL 18	SCAN MODE-SCMS2
COL 4	DATA INPUT-DI0,0	COL 9	ADD. PORT-AP1,0	COL 14	DATA INPUT-DI1,8		
COL 5	DATA INPUT-DI0,4	COL 10	DATA INPUT-DI1,1	COL 15	DATA INPUT-DI1,12		

ROWU

COL 1	SCAN OUT-SCOUT	COL 6	DATA INPUT-DI0,11	COL 11	VALID INPUT-VI1	COL 16	DATA INPUT-DI1,14
COL 2	NOTCONNECTED	COL 7	DATA INPUT-DI0,13	COL 12	DATA INPUT-DI1,0	COL 17	DATA INPUT-DI1,18
COL 3	VALID INPUT-VI0	COL 8	DATA INPUT-DI0,15	COL 13	DATA INPUT-DI1,2		
COL 4	DATA INPUT-DI0,2	COL 9	DATA INPUT-DI0,17	COL 14	DATA INPUT-DI1,6		
COL 5	DATA INPUT-DI0,6	COL 10	DATA INPUT-DI0,19	COL 15	DATA INPUT-DI1,10		

Silicon Connections - SC2001

PRELIMINARY

Pinout (Listed by Signal Function)

DATAINPUTS

DI0,0T4	DI0,1S4	DI0,2U4	DI0,3R6	DI0,4T5	DI0,5S5
DI0,6U5	DI0,7S6	DI0,8S7	DI0,9T6	DI0,10T7	DI0,11U6
DI0,12R8	DI0,13U7	DI0,14S8	DI0,15U8	DI0,16T8	DI0,17U9
DI0,18S9	DI0,19U10				

DI1,0U12	DI1,1T10	DI1,2U13	DI1,3T11	DI1,4T13	DI1,5S11
DI1,6U14	DI1,7S12	DI1,8T14	DI1,9R12	DI1,10U15	DI1,11T12
DI1,12T15	DI1,13S13	DI1,14U16	DI1,15S14	DI1,16T16	DI1,17P13
DI1,18U17	DI1,19R14				

DI2,0B3	DI2,1C5	DI2,2A2	DI2,3C6	DI2,4B4	DI2,5B6
DI2,6A3	DI2,7D7	DI2,8B5	DI2,9C7	DI2,10A4	DI2,11B7
DI2,12A5	DI2,13C8	DI2,14A6	DI2,15B8	DI2,16A7	DI2,17D9
DI2,18A8	DI2,19C9				

DI3,0B10	DI3,1A11	DI3,2B11	DI3,3A12	DI3,4D11	DI3,5A13
DI3,6C11	DI3,7A14	DI3,8B12	DI3,9C12	DI3,10B14	DI3,11B13
DI3,12A15	DI3,13C13	DI3,14B15	DI3,15C14	DI3,16A16	DI3,17D13
DI3,18B16	DI3,19D14				

DATAOUTPUTS

DO0,0J17	DO0,1H18	DO0,2H16	DO0,3H17	DO0,4G18	DO0,5G16
DO0,6G17	DO0,7F16	DO0,8F18	DO0,9C17	DO0,10F17	DO0,11E16
DO0,12E18	DO0,13D16	DO0,14E17	DO0,15E15	DO0,16B17	DO0,17D18
DO0,18D15	DO0,19D17				

DO1,0J1	DO1,1H2	DO1,2H1	DO1,3G1	DO1,4H3	DO1,5G2
DO1,6G3	DO1,7F1	DO1,8F3	DO1,9F2	DO1,10E3	DO1,11E1
DO1,12D3	DO1,13E2	DO1,14E4	DO1,15C3	DO1,16D1	DO1,17D4
DO1,18D2	DO1,19B2				

DO2,0T1	DO2,1R2	DO2,2N5	DO2,3S1	DO2,4R3	DO2,5P3
DO2,6P2	DO2,7N3	DO2,8R1	DO2,9M3	DO2,10N2	DO2,11M2
DO2,12P1	DO2,13L3	DO2,14N1	DO2,15L2	DO2,16M1	DO2,17L1
DO2,18K2	DO2,19J2				

DO3,0S16	DO3,1R18	DO3,2P17	DO3,3P15	DO3,4P18	DO3,5N15
DO3,6R16	DO3,7N17	DO3,8P16	DO3,9N18	DO3,10N16	DO3,11M17
DO3,12M16	DO3,13M18	DO3,14L16	DO3,15L18	DO3,16L17	DO3,17K18
DO3,18K17	DO3,19K16				

ADDRESSPORTS

AP0,0T3	AP0,1S3	AP1,0T9	AP1,1S10	AP2,0B1	AP2,1E6
AP3,0B9	AP3,1A9				

HANDSHAKESIGNALS

VI0U3	VI1U11	VI2A1	VI3C10	AO0R5	AO1R10
AO2D5	AO3A10	VO0J18	VO1J3	VO2P4	VO3R17
IT0J16	IT1K1	IT2S2	IT3R15		

CLOCK AND CONTROL

MODEA17	CLKB18	NCLKC15
---------------	--------------	---------------

SCAN AND TEST

SCINR4	SCMS0S18	SCMS1S15	SCMS2T18	SCLKC18	TPC2
NTPC1	SCOUTU1				

VCC AND VEE

VCCD8	VCCD12	VCCE14	VCCF15	VCCH15	VCCL15
VCCK15	VCCM15	VCCP14	VCCR11	VCCR7	VCCP5
VCCM4	VCCK4	VCCL4	VCCH4	VCCF4	VCCE5
VEED6	VEED10	VEEE13	VEEF14	VEEJ15	VEEG15
VEEN14	VEER13	VEER9	VEEP6	VEEN4	VEEK3
VEEJ4	VEEG4	VEEF5			


SYSTEM CLOCK FUNCTION

The crossbar switch's clock input (CLK and NCLK) is a differential pair that must maintain certain symmetries and duty factors. A 50%-50% duty factor is recommended but factors up to 20%-80% may be used if a minimum of 5.0 nS is apportioned to all clock pulse periods. Additionally, CLK's and NCLK's rising and falling edges must overlap by a minimum of 0.5 nS. TRISE and TFALL must be less than 2.0 nS. Please see Figure 2.

The system clock must be stopped for SCAN functions. The device does support single cycle operations.

Additionally, the device provides a clock monitoring test point (TP and NTP). This is a nominally loaded, internal final clock distribution branch which is available for use in measuring and "de-skewing" clocks at the board level.

Figure 2 - Clock Symmetry and Overlap



"A" = TRISE OR TFALL, 20% to 80% = 2.0 nS Maximum


"B" = TRISE and TFALL Overlap = 0.5 nS Minimum

SCAN FUNCTIONS

Each of SCC's leadership products has full boundary, I/O pad and internal SCAN circuitry built-in. Boundary and internal SCAN testing is available at the packaged device level. Its use is completely optional.

SCAN Chain Order

The SCAN Chain begins at the SCIN Pin with AP 0,0 and ends with PREF1 at the SCOUT Pin.



Note: PREF0, PREF1, and IREF are unbonded signals used for wafer test only.

Output latches contain inverted data, i.e. if DOX latch contains a "0" then DOX signal pin will be a "1".

SCAN FUNCTIONS (continued)

SCAN Clock - SCLK

SCAN clock is a single ended, low speed clock used to replace system clock when the device is in a SCAN mode of operation. SCAN mode is initiated when SCMS> 0. NOTE: Switching between system clock (CLK) and SCAN Clock (SCLK) must only occur with both clock sources in the false or "not" state. The SCAN clock (SCLK) can run from D.C. to a maximum of 10 MHz.

SCAN Input - SCIN

SCAN input is a serial input data shift path. It is enabled by the appropriate SCMS selection.

SCAN Output - SCOUT

SCAN output is a serial output data shift path. It is enabled by the appropriate SCMS selection.

SCAN Mode Select - SCMS (x,x,x)

These three inputs are decoded to provide SCAN mode selection as defined below:

SCMS (0,0,0) = 0	Normal device operation. All SCAN functions disabled.
SCMS (0,0,1) = 1	Reserved - performance monitor
SCMS (0,1,0) = 2	Reserved - pad SCAN
SCMS (0,1,1) = 3	SCAN input (SCIN) to SCAN output (SCOUT) - a serpentine shift through all scan flip flops.
SCMS (1,0,0) = 4	Reserved - pad SCAN
SCMS (1,0,1) = 5	Reserved
SCMS (1,1,0) = 6	Reserved
SCMS (1,1,1) = 7	SCAN path bypass - SCAN input to SCAN output

Ordering Codes

Package Type	Part Number
Ceramic Pin Grid Array	SC2001G-10/13

Order Placement

Silicon Connections Corporation

Attention: Order Entry

6160 Lusk Blvd., Suite C-204

San Diego, CA 92121

Phone: 619-535-0442

FAX: 619-535-1635